

UNCLASSIFIED

AD _ 407 177 _

DEFENSE DOCUMENTATION CENTER

FOR

SCIENTIFIC AND TECHNICAL INFORMATION

CAMERON STATION, ALEXANDRIA, VIRGINIA



UNCLASSIFIED


**A Circuit and Noise Model of the
Field-Effect Transistor**

by
G. N. Bechtel, Jr.

April 1963

Technical Report No. 1612-1

Prepared under
Office of Naval Research Contract
Nonr-225(24), NR 373 360
Jointly supported by the
U.S. Navy (Office of Naval Research)



SOLID-STATE ELECTRONICS LABORATORY

STANFORD ELECTRONICS LABORATORIES

STANFORD UNIVERSITY • STANFORD, CALIFORNIA

NO OTS

407 177

10.10.1963

NOTICE: When government or other drawings, specifications or other data are used for any purpose other than in connection with a definitely related government procurement operation, the U. S. Government thereby incurs no responsibility, nor any obligation whatsoever; and the fact that the Government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use or sell any patented invention that may in any way be related thereto.

ASTIA AVAILABILITY NOTICE

Qualified requesters may obtain copies of this report from ASTIA. Foreign announcement and dissemination of this report by ASTIA is limited.

A CIRCUIT AND NOISE MODEL OF THE
FIELD-EFFECT TRANSISTOR

by

N. G. Bechtel, Jr.

April 1963

Reproduction in whole or in part
is permitted for any purpose of
the United States Government.

Technical Report No. 1612-1

Prepared under

Office of Naval Research Contract Nonr-225(24), NR 373 360

Jointly supported by the U.S. Army Signal Corps,

the U.S. Air Force, and the U.S. Navy

(Office of Naval Research)

Solid-State Electronics Laboratory
Stanford Electronics Laboratories
Stanford University Stanford, California

ABSTRACT

The field-effect transistor is treated from an active R-C transmission-line approach, and a circuit model is derived from a lumped-element approximation to the line. The circuit model is found to be similar to that often stated for the high-frequency (hf) circuit model of the vacuum tube. The model is characterized by the low-frequency (1-f) admittance parameters and two high-frequency parameters: the cutoff frequency (which is the frequency at which the hf transconductance falls to one-half of its 1-f value) and a constant relating to the input conductance. A maximum useful frequency for the device, which is close to the cutoff frequency, is calculated from the model. Measurements are found to be in agreement with the predictions of the theory for frequencies less than the cutoff frequency.

A noise model for the field-effect transistor is derived by assigning thermal-noise generators to the conductive elements of the transmission-line model and shot-noise generators to the gate junction. The input-noise current is then found to be proportional to the input conductance and leakage current, and the output-noise current is proportional to the output conductance, transconductance, and leakage current. This model is shown by experiment to be valid for frequencies where 1/f noise is not important.

CONTENTS

	Page
I. INTRODUCTION	1
A. Qualitative Theory	1
B. Summary of Contents	3
II. THE PHYSICAL THEORY OF OPERATION	4
A. Physical Theory of the Unipolar Field-Effect Transistor	4
B. Effect of Large Channel Fields	8
C. Effect of Intrinsic Lead Resistances	9
D. The Gate Junction	9
E. Previous Experimental Results	10
III. A CIRCUIT MODEL	11
A. The Transmission-Line Approach	11
B. A Wave Equation for the FET	11
C. A Circuit Model Based on an Approximation to the Distributed Line	15
D. Calculation of the Admittance Parameters	17
E. A Pi-Section Representation	24
F. High-Frequency Power Gain and the Maximum Useful Frequency	26
G. Comparison of Theory and Experiment	27
H. Summary of Results	37
IV. THE NOISE MODEL	39
A. Noise-Generating Mechanisms	39
B. Channel Noise	39
C. Gate Noise	40
D. Noise Due to Lead Resistance	41
E. The Noise Model	41
F. Noise-Current Measurements	46
G. The Noise Factor of the FET	49
H. Noise-Factor Measurements	60
I. Approximate Noise Factor in $1/f$ Noise Region	69
J. Summary of Results	69
V. CONCLUSION	71
A. Application of the Models	71
B. Suggestions for Further Study	72
APPENDIX	73
REFERENCES	77

TABLES

Table		Page
1	Some Low-Frequency Parameters	31
2	High-Frequency Parameters	35

ILLUSTRATIONS

Figure

1	A field-effect transistor structure	2
2	Output characteristics of the field-effect transistor	6
3	Circuit model based on Shockley's theory	7
4	An FET structure showing lumped R and C elements of transmission-line model	11
5	A section of the augmented transmission-line model of Fig. 4	12
6	A section of the FET structure of Fig. 1	13
7	A lumped-element, one-section model for the FET wave equation	16
8	A two-section model for the field-effect transistor	17
9	A circuit model for the field-effect transistor	18
10	A general two-port network characterized by admittance parameters	19
11	Pi-section representations of the field-effect transistor	25
12	Low-frequency parameters for device TIX691 as a function of drain voltage (gate voltage = 0 v)	28
13	Low-frequency parameters for device TIX691 as a function of gate voltage (drain voltage = -6 v)	28
14	Low-frequency parameters for device C615 as a function of drain voltage (gate voltage = 0 v)	29
15	Low-frequency parameters for device C615 as a function of gate voltage (drain voltage = 6 v)	29
16	Low-frequency parameters for device FSP400 as a function of drain voltage (gate voltage = 0 v)	30
17	Low-frequency parameters for device FSP400 as a function of gate voltage (drain voltage = 5 v)	30
18	High-frequency Y parameters for device C615	32
19	Y parameters vs frequency for device TIX691	33
20	Y parameters vs frequency for device FSP400	34

ILLUSTRATIONS (Cont'd)

Figure		Page
21	Measured cutoff frequency vs drain voltage for the field-effect transistor	36
22	Maximum power gain vs normalized frequency	38
23	Noise model based on transmission-line model of the field-effect transistor	42
24	Separation of noisy FET into noiseless FET and two terminal noise currents	43
25	Measurement of FET output noise current	47
26	Output noise current vs drain voltage for device TIX691 with frequency as a parameter ($V_g = 0$)	49
27	Output noise current vs gate voltage for device TIX691 with frequency as a parameter ($V_d = -6$ v)	49
28	Output noise current vs frequency for device TIX691 ($V_d = -6$ v)	50
29	Output noise current vs drain voltage for device C615 with frequency as a parameter ($V_g = 0$ v)	51
30	Output noise current vs gate voltage for device C615 with frequency as a parameter ($V_d = 6$ v)	51
31	Output noise current vs frequency for device C615 with drain voltages of 3 v and 6 v ($V_g = 0$ v)	52
32	Output noise current vs drain voltage for device FSP400 with frequency as a parameter ($V_g = 0$ v)	53
33	Output noise current vs gate voltage for device FSP400 with frequency as a parameter ($V_d = 5$ v)	53
34	Output noise current vs frequency for device FSP400 ($V_d = 5$ v)	54
35	Test setup for measuring noise factor	61
36	Noise factor vs source resistance for device TIX691 with frequency and drain bias as parameters ($V_g = 0$ v)	62
37	Noise factor vs source resistance for device TIX691 with frequency and gate bias as parameters ($V_d = -6$ v)	62
38	Noise factor vs source resistance for device C615 with frequency and drain bias as parameters ($V_g = 0$ v)	63
39	Noise factor vs source resistance for device C615 with frequency and gate bias as parameters ($V_d = 6$ v)	63
40	Noise factor vs source resistance for device FSP400 with frequency and drain bias as parameters ($V_g = 0$ v)	64
41	Noise factor vs source resistance for device FSP400 with frequency and gate bias as parameters ($V_d = 5$ v)	65

ILLUSTRATIONS (Cont'd)

Figure		Page
42	Optimum noise factor vs drain voltage for device C615 ($V_g = 0$ v, $f = 50$ kc)	66
43	Optimum noise factor vs gate voltage for device C615 ($V_d = 0$ v, $f = 50$ kc)	66
44	Equivalent noise resistance R_n vs drain voltage for device C615 ($V_g = 0$ v, $f = 50$ kc)	67
45	Equivalent noise resistance R_n vs gate voltage for device C615 ($V_d = 6$ v, $f = 50$ kc)	67
46	Optimum source resistance vs drain voltage for device C615 ($V_g = 0$ v, $f = 50$ kc)	68
47	Optimum source resistance vs gate voltage for device C615 ($V_d = 6$ v, $f = 50$ kc)	68
48	Two-generator noise model	73

ACKNOWLEDGMENT

The author would like to acknowledge the stimulating guidance of Prof. Malcolm McWhorter in this study. The author is also indebted to the National Science Foundation which supported a portion of this research through its Graduate Fellowship Program.

I. INTRODUCTION

The field-effect transistor, first proposed by W. Shockley, is a member of a class of semiconductor devices that may be called unipolar in contrast to the junction transistor whose working current is essentially bipolar. A distinguishing feature of the device is its close resemblance to a vacuum tube in terminal characteristics.

A dc analysis of the field-effect transistor has been carried out by Shockley [Ref. 1] and Dacey and Ross [Ref. 2], and small-signal circuit models were derived from this analysis. Experiments [Ref. 2] have verified the dc model, and the essential features of the small-signal models. However, no theory has been presented that explains the frequency behavior of all the two-port network parameters and, in particular, no detailed theory of device noise is available.*

In this report the field-effect transistor is analyzed from an active R-C transmission line viewpoint, and a circuit and noise model of the device is derived. This approach yields a circuit model that more accurately describes the device than does the previous model of Shockley [Ref. 1]. In addition a noise model is obtained that is valid throughout the useful frequency range of the device, and is not limited to low frequencies as is that of van der Ziel [Refs. 3,4]. Experimental confirmation of the models is also presented.

A. A QUALITATIVE THEORY

The field-effect transistor (FET) consists of a layer of n-type semiconductor, with gate electrodes of p-type material either side of this layer.** One example of a field-effect transistor is shown in Fig. 1. A reverse bias is applied to the gate junctions and the resulting depletion (space-charge) regions cause the drain-to-source current to

*In Refs. 3 and 4, van der Ziel has discussed the noise-generating mechanisms in field-effect transistors for the case of low frequencies.

**The device may also be constructed with a p-type channel and an n-type gate.




FIG. 1. A FIELD-EFFECT TRANSISTOR STRUCTURE.

flow in a channel bounded by these space-charge regions. If the voltage W_d is greater than W_s , then the space-charge layer is wider at the drain than at the source.

Small-signal effects can be observed by inserting a signal between the gate and ground; the effect is to vary the width of the depleted region and hence to change the drain-to-source current. This is similar to a vacuum-tube triode where the grid voltage varies the plate current. Since the gate junction is reverse-biased it is in a high-impedance condition and the resemblance to the triode is even more complete. Typical values of transconductance range from 100 to 5000 μmhos , with input impedances of several megohms or greater.

Other structures are possible that use a "gate" charge to control a "channel" current but do not use p-n junctions. One of the earlier

attempts used the surface of a semiconductor: a thin insulating layer was used between the semiconductor and a conducting layer. A potential is applied across the insulator and the change in gate charge would change the number of electrons and holes at the surface, thus altering the conductivity of the layer. This device has been the object of recent investigations.* Since this device is also unipolar in that the channel current is a majority-carrier current, and this current is modulated by the action of the gate capacitance, the analyses to be presented in Chapters III and IV should also apply. However, for simplicity, the physical model to be used is the field-effect transistor of Shockley.

B. SUMMARY OF CONTENTS

The mathematical analysis of the dc operation of the FET is discussed in Chapter II. In addition a small-signal circuit model is derived from the dc characteristics. Corrections to this "ideal" theory, such as high-field effects and gate junction impedances are discussed and are shown to result in an amended circuit model. Experimental results of previous investigators are briefly mentioned.

In Chapter III the device is analyzed on the basis of a lumped R-C transmission line. A pi-section circuit model, valid throughout the useful frequency range of the device, is derived from the transmission line model and is shown to resemble closely the high-frequency circuit model of the vacuum tube. A maximum useful frequency for the device is defined and calculated from the model. Measurements are found to agree with the theory.

In Chapter IV a noise model is derived from the circuit model of Chapter III. This model is used to determine the noise factor of the device and an optimum environment. Measurements confirm the essential features of the theory.

Chapter V contains some conclusions concerning application of the various models and some suggestions for further study.

* M. M. Atalla, Solid State Device Research Conference, Pittsburgh, June 1960; P. K. Weimer, Solid State Device Research Conference, Stanford University, June 1961.

II. THE PHYSICAL THEORY OF OPERATION

The low-frequency theory of the field-effect transistor of Shockley is presented for completeness. Modifications to the ideal theory are discussed and the results of previous investigators are related to the theory.

A. PHYSICAL THEORY OF THE UNIPOLAR FIELD-EFFECT TRANSISTOR [Ref. 1]

A unipolar field-effect transistor, together with a biasing arrangement, is shown in Fig. 1.

If the electric field in the channel is small, the current through the channel is

$$I = 2Bb\sigma_0 E_x = g(W)E_x \quad (2.1)$$

where σ_0 is the conductivity of the channel, B is the width of the device, and W is the magnitude of reverse bias along the channel, measured with respect to the gate. The assumption that the electric field E_x is small is called the gradual approximation; it allows one to calculate b , the half-width of the channel, on the basis of a depletion layer at the gate which is reverse biased with a voltage W .^{*} Then a simple calculation shows^{**}

$$b = a \left[1 - \left(\frac{W}{W_0} \right)^{\frac{1}{2}} \right] \quad (2.2)$$

where a is the zero-bias half-width of the channel and W_0 is the potential required to pinch off the channel, that is, to cause the two

^{*}The gradual approximation in essence says that the potential at x is determined by the charge at x and not by charges lying to either side. The electric field E_x should be less than the field across the junction, or 10^4 v/cm.

^{**}The exponent of W/W_0 depends on the gradation of impurities at the gate junction. For a step junction the exponent is $1/2$; for a linearly graded junction the exponent is $1/3$. In the succeeding analysis a step junction is assumed.

space-charge regions at the gate to meet at the center of the channel. Substituting (2.2) into (2.1) and recognizing that $E_x = dW/dx$, we obtain the following integral equation for I_d , the drain current:*

$$I_d = \frac{1}{L} \int_{W_s}^{W_d} g(W) dW \quad (2.3)$$

where

$$g(W) = 2\sigma_o \text{ aB} \left[1 - \left(\frac{W}{W_o} \right)^{1/2} \right] = \epsilon_o \left[1 - \left(\frac{W}{W_o} \right)^{1/2} \right] \quad (2.4)$$

Integrating, we obtain

$$I_d = \frac{\epsilon_o}{L} \left\{ W_d - W_s + \frac{2}{3} W_o \left[\left(\frac{W_s}{W_o} \right)^{3/2} - \left(\frac{W_d}{W_o} \right)^{3/2} \right] \right\} \quad (2.5)$$

In terms of the terminal voltages V_g, V_s, V_d

$$W_s = V_s - V_g \quad (2.6a)$$

$$W_d = V_d - V_g \quad (2.6b)$$

$$I_d = \frac{\epsilon_o}{L} \left\{ V_d - V_s + \frac{2}{3} W_o \left[\left(\frac{V_s - V_g}{W_o} \right)^{3/2} - \left(\frac{V_d - V_g}{W_o} \right)^{3/2} \right] \right\} \quad (2.7)$$

The current reaches a maximum at $V_s + V_d = W_o$ and remains essentially constant at a value I_{do} after that. It should be noted here that the gradual approximation fails near pinch-off. The result is to cause a small positive slope to the $I_d - V_d$ characteristic, resulting in a high (but not infinite) drain resistance. The output characteristic of (2.7) is shown in Fig. 2 with $V_g = 0$ and V_g a parameter.

*This equation assumes current continuity; we are thus neglecting gate currents. If the gate current is small compared to the drain current, then we can add it later and not disturb the potential in the channel.




FIG. 2. OUTPUT CHARACTERISTICS OF THE FIELD-EFFECT TRANSISTOR.

The small-signal behavior is obtained from (2.4) by making small changes v_g , v_d , v_s in the terminal voltages. The change i_d in I_d is then

$$i_d = \frac{g_d}{L} \delta W_d - \frac{g_s}{L} \delta W_s = \frac{g_d}{L} v_d - \frac{g_s}{L} v_s - \left(\frac{g_d - g_s}{L} \right) v_g \quad (2.8)$$

where

$$g_s = g(W_s) = g(V_s - V_g) \quad (2.9a)$$

$$g_d = g(W_d) = g(V_d - V_g) \quad (2.9b)$$

Equation (2.8) can be put into a form recognizable as the current equation for a vacuum-tube triode:

$$i_p = g_m \left(v_g - v_c + \frac{v_p - v_c}{\mu} \right) \quad (2.10)$$

Comparing (2.9) and (2.10) we find

$$g_m = \frac{g_d - g_s}{L} \triangleq G_m \quad (2.11a)$$

$$r_p = \frac{L}{g_d} \triangleq \frac{1}{G_d} \quad (2.11b)$$

$$\mu = -g_m r_p = \frac{g_d - g_s}{g_d} \quad (2.11c)$$

We can rewrite (2.8) as

$$i_d = G_m \left(v_g - v_s + \frac{v_d - v_s}{\mu} \right) \quad (2.12)$$

From this equation the close resemblance of the terminal characteristics of the FET and the vacuum tube is seen.

There will also be a capacitance associated with the gate. According to Shockley the frequency response is limited by the time needed to charge this gate capacitance, C_g , through a resistance R of the channel between the gate and source. From these considerations one can infer the circuit model shown in Fig. 3.




FIG. 3. CIRCUIT MODEL BASED ON SHOCKLEY'S THEORY.

As Eqs. (2.9) imply, the small-signal parameters depend upon the terminal biases. From (2.4) and (2.11) we find

$$G_m = \frac{g_o}{L} \left[\left(\frac{V_d - V_g}{W_o} \right)^{1/2} - \left(\frac{V_s - V_g}{W_o} \right)^{1/2} \right] \quad (2.13a)$$

$$G_d = \frac{g_o}{L} \left[1 - \left(\frac{V_d - V_g}{W_o} \right)^{1/2} \right] \quad (2.13b)$$

$$\mu = - \frac{\left(\frac{V_d - V_g}{W_o} \right)^{1/2} - \left(\frac{V_s - V_g}{W_o} \right)^{1/2}}{1 - \left(\frac{V_d - V_g}{W_o} \right)^{1/2}} \quad (2.13c)$$

Equation (2.11) and (2.12) are valid up to the pinch-off point and remain constant thereafter. Equation (2.13) predicts an infinite voltage amplification at pinch-off. This, of course, is not true and is a result of failure of the gradual approximation at the drain end of the channel. Measurements show that μ does remain finite at pinch-off. The capacitance depends on the width of the depletion region at the gate, which in turn is proportional to the square root of the voltage across the gate junction.

B. EFFECT OF LARGE CHANNEL FIELDS [Ref. 2]

For electric fields of the order 10^3 v/cm and higher, the mobility of carriers in germanium and silicon decreases. The effect of this decrease in mobility can be accounted for by introducing a field-dependent channel conductivity. The result of this nonlinearity is to change the bias dependence of the small-signal parameters calculated previously; however, the circuit model of Fig. 3 is not changed.

Comparing (2.9) and (2.10) we find

$$g_m = \frac{g_d - g_s}{L} \triangleq G_m \quad (2.11a)$$

$$r_p = \frac{L}{g_d} \triangleq \frac{1}{G_d} \quad (2.11b)$$

$$\mu = -g_m r_p = \frac{g_d - g_s}{g_d} \quad (2.11c)$$

We can rewrite (2.8) as

$$i_d = G_m \left(v_g - v_s + \frac{v_d - v_s}{\mu} \right) \quad (2.12)$$

From this equation the close resemblance of the terminal characteristics of the FET and the vacuum tube is seen.

There will also be a capacitance associated with the gate. According to Shockley the frequency response is limited by the time needed to charge this gate capacitance, C_g , through a resistance R of the channel between the gate and source. From these considerations one can infer the circuit model shown in Fig. 3.




FIG. 3. CIRCUIT MODEL BASED ON SHOCKLEY'S THEORY.

C. EFFECT OF INTRINSIC LEAD RESISTANCES

The effect of series resistance in the source and drain leads on the performance of the device can be included by adding these elements to the circuit model of Fig. 3. The most serious effect is caused by resistance in the source lead. This reduces the transconductance in a similar manner to cathode degeneration in a vacuum-tube triode. The series resistances also cause dc voltage drops that reduce the bias on the ideal device.

D. THE GATE JUNCTION

In calculating the drain characteristic of Fig. 2 we have neglected the dc current that flows through the gate junction. As the junction is reverse biased, this current is small (on the order of 1 μ amp for germanium devices, 10 nanoamp, or less, for silicon units). In any event the effect of this current is to cause the current in the channel to vary with x , and as a result, Eq. (2.4) is not exactly correct. The error, however, is negligible due to the smallness of the gate current under usual bias conditions.

In addition to capacitance, the gate junction contains a leakage resistance R_g ; this resistance can be calculated from

$$R_g = \frac{\partial V_g}{\partial I_g} \quad (2.14)$$

The leakage resistance is determined by the mechanism causing I_g . The gate current has two components: a diffusion component and a space-charge generation current. In a reverse-biased germanium p-n junction the diffusion component predominates and is independent of applied voltage: therefore an extremely high resistance (ideally infinite) results. For a silicon p-n junction, space-charge generation of carriers predominates, giving rise to a current which is proportional to the volume of the space-charge region. For a step junction the volume is proportional to the square root of the gate voltage. It follows that

$$I_g = k V_g^{1/2} \quad (2.15)$$

Although this current does not saturate as does a diffusion current, the resistance of the junction is still quite high. The resistance is calculated from (2.14):

$$R_g = \frac{2V_g}{I_{go}} \quad (2.16)$$

where I_{go} is the dc leakage current. As an example, let $V_g = 1$ v and $I_{go} = 1$ nanoamp. Then R_g is about 10^9 ohms.

E. PREVIOUS EXPERIMENTAL RESULTS

At the time Shockley published his original theory, no experimental evidence was presented. Later Dacey and Ross constructed several devices and found agreement of dc characteristics with Shockley's theory. Their devices were constructed of germanium and were found to obey the nonlinear mobility case. No detailed frequency measurements were reported; only a maximum frequency of oscillation was measured, using a unity-coupled oscillator. This frequency was found to agree (within 150 percent in some cases) with a frequency found by considering the time constant of the gate.

Later measurements of field-effect transistors were reported by Huang, Marshall, and White [Ref. 5], who considered applications of the devices. The admittance parameters were measured, but no model was devised to explain their behavior.

Noise measurements were made by Dacey and Ross, who reported 70-db noise figures for germanium devices. The newer silicon units have been reported to have noise figures as low as 0.4 db at 1 kc with source resistances of 1 megohm [Ref. 6]. Lauritzen suggested a high-field phenomenon as the source of noise in the channel, and leakage currents as a source of gate noise. However no detailed calculations were stated.

III. A CIRCUIT MODEL

This chapter introduces a transmission-line approach to the FET. A lumped-element approximation is made to the distributed line and a pi-section circuit model is derived from this approximation. A maximum useful frequency is defined and calculated. Experimental results are shown to agree closely with the theory over the useful frequency range of the device.

A. THE TRANSMISSION-LINE APPROACH

Many semiconductor devices have been treated from a transmission-line approach. The base region of a junction transistor is a well-known example. A device similar in structure to the FET has been analyzed and shown to have a notch filter characteristic.*

On an intuitive basis one can draw the transmission-line model of the FET as shown in Fig. 4. This model represents the small-signal behavior of the device. The series resistance of the channel acts as series R and the gate capacitance acts as shunt C . In addition, the device is active; therefore, we must augment our model with an active element.




FIG. 4. AN FET STRUCTURE SHOWING LUMPED R AND C ELEMENTS OF TRANSMISSION-LINE MODEL.

*The device is essentially a field-effect transistor, operated with zero drain voltage (and therefore no gain) in a common gate mode. See Ref. 7.

This is easily done by noting that R is dependent on the gate voltage. A small variation in the gate voltage produces a small change in the resistance, which in turn varies the current flowing in the channel. A current generator, i , can be added in parallel with R that reproduces this current variation. A section of the augmented line is shown in Fig. 5.




FIG. 5. A SECTION OF THE AUGMENTED TRANSMISSION-LINE MODEL OF FIG. 4.

B. A WAVE EQUATION FOR THE FET

Consider Fig. 6. The current through the section I is equal to the average conductance of the section times the voltage across the section:

$$I(x) = 2\sigma_0 B \frac{b(x) + b(x + \Delta x)}{2\Delta x} [W(x) - W(x + \Delta x)] \quad (3.1)$$




FIG. 6. A SECTION OF THE FET STRUCTURE OF FIG. 1.

Taking the limit as Δx approaches zero, (3.2) results:

$$I(x) = -2\sigma_0 B b(x) \frac{dW}{dx} \quad (3.2)$$

which is the same as (2.1). As we found in Chapter II, b is also a function of W . To examine small-signal effects, expand b in a Taylor series about the dc potential in the channel V' ; let

$$W = V' + v$$

$$I = I' + i$$

where v and i are small ac voltages; V' and I' are the dc components of voltage and current in the channel. Then

$$b(x) = b[V'(x)] + \frac{db(V')}{dW} v(x) \quad (3.3)$$

where only the first two terms of the series are retained. Substituting (3.3) into (3.2)

$$-I(x) = 2\sigma_0 B b(V') \frac{d(V' + v)}{dx} + 2\sigma_0 B \frac{db(V')}{dW} v(x) \frac{d(V' + v)}{dx}$$

Separating the dc terms and the ac terms we obtain

$$-I'(x) = 2\sigma_0 B b(V') \frac{dV'}{dx} \quad (3.4)$$

$$-i(x) = 2\sigma_0 B b(V') \frac{dv}{dx} + 2\sigma_0 B \frac{db(V')}{dW} \frac{dV'}{dx} v(x) + 2\sigma_0 B \frac{db(V')}{dW} v(x) \frac{dv}{dx} \quad (3.5)$$

Equation (3.4) is the same as (2.1), viz., the dc case. Equation (3.5) can be simplified somewhat by dropping the second-order term

$$2\sigma_0 B \frac{db}{dW} v \frac{dv}{dx}$$

and recognizing that

$$\frac{db}{dW} \frac{dV'}{dx} \approx \frac{db}{dx}$$

Thus the ac current in the channel is

$$-i(x) = 2\sigma_0 B b \frac{dv}{dx} + 2\sigma_0 B \frac{db}{dx} v = 2\sigma_0 B \frac{d}{dx} b v$$

Defining $g = 2\sigma_0 B b$, as before,

$$-i(x) = \frac{d}{dx} g v \quad (3.6)$$

We have neglected the displacement current through the gate. Continuity requires that

$$\frac{di}{dx} = -c \frac{dW}{dt} = -c \frac{dv}{dt} \quad (3.7)$$

where c is the capacitance of the gate electrode per unit length. Differentiating (3.6) and setting it equal to (3.7) we obtain the wave equation for the FET:

$$\frac{d^2}{dx^2} gv = \frac{c}{g} \frac{d}{dt} gv \quad (3.8)$$

We now assume a time dependence for v as follows:

$$v = Ve^{j\omega t}$$

where V is the magnitude of the ac voltage and ω is angular frequency. Then (3.8) becomes

$$\frac{d^2}{dx^2} gV = j\omega \frac{c}{g} gV \quad (3.9)$$

The capacitance c is related to the channel width b , as is g ; b in turn is related to the dc potential in the channel through the considerations of Chapter II which yield the relationship of c and g to x . This gives a linear differential equation with nonconstant coefficients for the product gV . In principle this equation can be solved; however, we find it more advantageous to attempt a useful approximation to this distributed case.

C. A CIRCUIT MODEL BASED ON AN APPROXIMATION TO THE DISTRIBUTED LINE

From (3.6) we can construct one section of the line discussed above. At any point x on the line

$$-i(x) = g \frac{dv}{dx} + \frac{dg}{dx} v$$

In a small region Δx about x we can replace the derivatives by differentials:

$$-i(x) = g(x) \frac{\Delta v}{\Delta x} + \frac{\Delta g}{\Delta x} v$$

This equation implies that the current in the section is the sum of a current proportional to the voltage across the section and a current proportional to the voltage at the end of the section. Equation (3.7) requires a capacitive element in shunt to account for the displacement current. One can then infer the lumped-element model of Fig. 7. We note that it is identical to the model of Fig. 3 with the exception that R of Fig. 3 is not present.




FIG. 7. A LUMPED-ELEMENT, ONE-SECTION MODEL FOR THE FET WAVE EQUATION.

Using the basic model of Fig. 7, we now derive a circuit model. A one-section line is inadequate to describe the device since it shows that the transconductance does not change with frequency and the input is purely capacitive (in a common source connection). Experiments have shown that this is not the case. If we cascade many sections the computation ease is lost and the efficacy of an approximation is removed. As a compromise a two-section model was chosen as the basis for subsequent calculations.

A two-section model is shown in Fig. 8. The sum of Δx_1 and Δx_2 is equal to the length of the channel, and the sum of the capacitances C_1 , C_2 , C_3 is equal to the total gate capacitance. The conductances must be distributed so as to match the dc solution. Before determining the actual size of the elements we can further simplify our model by making the following assumption:

$\Delta g_1 / \Delta x_1$ is small; this is valid since the channel width varies slowly near the source [cf. Shockley, Ref. 1].

Using this assumption and letting

$$\frac{\Delta g_2}{\Delta x_2} = -G_T$$

$$\frac{g_2}{\Delta x_2} = \frac{1}{R_2}$$




FIG. 8. A TWO-SECTION MODEL FOR THE FIELD-EFFECT TRANSISTOR.

$$\frac{g_1}{\Delta x_1} = \frac{1}{R_1}$$

we obtain the circuit model of Fig. 9.*


D. CALCULATION OF THE ADMITTANCE PARAMETERS

The admittance parameters are defined by


$$I_1 = Y_{11}V_1 + Y_{12}V_2$$

$$I_2 = Y_{21}V_1 + Y_{22}V_2$$

* So far in this discussion we have neglected the effect of lead resistance and junction resistance on the circuit model. These may be included at this point. However, in well-designed devices, the gate junction resistance under reverse bias is small; hence, we shall neglect it at this point. Resistance in the source lead can be lumped with R_1 ; resistance in the drain lead cannot be lumped with R_2 due to the presence of the current generator $G_T V_a$. The series drain resistance could be added as an extrinsic resistance, but is neglected for the present.



a. Common gate



b. Common source (V_a redefined in polarity)

FIG. 9. A CIRCUIT MODEL FOR THE FIELD-EFFECT TRANSISTOR.

and will be used to characterize the FET as a two-port network (cf. Fig. 10). The Y parameters are calculated for common-source connection. These are listed below in terms of the model of the preceding section:

$$Y_{11} = \left. \frac{I_1}{V_1} \right|_{V_2=0} = j\omega(C_1 + C_3) + j\omega C_2 \left(\frac{1 + \frac{R_1}{R_2}}{1 + \frac{R_1}{R_2} + G_T R_1 + j\omega C_2 R_1} \right) \quad (3.10)$$

$$Y_{12} = \left. \frac{I_1}{V_2} \right|_{V_1=0} = -j\omega C_3 \left(1 + \frac{\frac{R_1 C_2}{R_2 C_3}}{1 + \frac{R_1}{R_2} + G_T R_1 + j\omega C_2 R_1} \right) \quad (3.11)$$

$$Y_{21} = \left. \frac{I_2}{V_1} \right|_{V_2=0} = G_T \left(\frac{1 - j\omega \frac{C_2 R_1}{G_T R_2}}{1 + \frac{R_1}{R_2} + G_T R_1 + j\omega C_2 R_1} \right) \quad (3.12)$$

$$Y_{22} = \left. \frac{I_2}{V_2} \right|_{V_1=0} = \frac{1}{R_2} \left(\frac{1 + j\omega C_2 R_1}{1 + \frac{R_1}{R_2} + G_T R_1 + j\omega C_2 R_1} \right) \quad (3.13)$$




FIG. 10. A GENERAL TWO-PORT NETWORK CHARACTERIZED BY ADMITTANCE PARAMETERS.

At low frequencies the model should reduce to that calculated from the dc characteristics; i.e., in the common-source form, Y_{21} should approach G_m , Y_{22} should approach G_d , and Y_{11} and Y_{12} should become predominantly capacitive. For

$$\omega \ll \frac{1 + \frac{R_1}{R_2} + G_T R_1}{C_2 R_1}$$

(3.10) through (3.13) become

$$Y_{11} \approx j\omega(C_1 + C_3) + j\omega C_2 \left(\frac{1 + \frac{R_1}{R_2}}{1 + \frac{R_1}{R_2} + G_T R_1} \right)$$

$$Y_{12} \approx -j\omega C_3 \left(1 + \frac{\frac{R_1 C_2}{R_2 C_3}}{1 + \frac{R_1}{R_2} + G_T R_1} \right)$$

$$Y_{21} \approx \frac{G_T}{1 + \frac{R_1}{R_2} + G_T R_1}$$

$$Y_{22} \approx \frac{1}{R_2} \frac{1}{1 + \frac{R_1}{R_2} + G_T R_1}$$

For a match with the low-frequency calculations we require

$$G_m = \frac{G_T}{1 + \frac{R_1}{R_2} + G_T R_1}$$

$$G_d = \frac{1}{R_2} \frac{1}{1 + \frac{R_1}{R_2} + G_T R_1}$$

$$\mu = \frac{G_m}{G_d} = G_T R_2$$

From (2.13) one finds that

$$G_m + G_d = \frac{g_o}{L} \left[1 - \left(\frac{V_s - V_g}{W_o} \right)^{1/2} \right] \quad (3.14)$$

which is a constant with respect to the drain voltage. Let

$$G_m + G_d = G_{mo} \quad (3.15)$$

Then

$$G_{mo} = \frac{G_T + \frac{1}{R_2}}{1 + \frac{R_1}{R_2} + G_T R_1}$$

which yields

$$1 + \frac{R_1}{R_2} + G_T R_1 = \frac{1}{1 - G_{mo} R_1} \quad (3.16)$$

An important assumption is now made that simplifies computations. This assumption is to relate R_1 to the low-frequency parameters G_m and G_d through a constant as follows: divide the channel into two sections, letting the section nearer the source have a length λL . Referring to Fig. 1, the resistance of this length of channel is, approximately,

$$R_1 \cong \frac{\lambda L}{\sigma_o B [b(0) + b(\lambda L)]}$$

If the channel width does not vary appreciably over the region from $x = 0$ to $x = \lambda L$, then

$$R_1 \cong \frac{\lambda L}{2\sigma_o B b(0)} \quad (3.17)$$

But

$$2\sigma_o \frac{B}{L} b(0) = 2\sigma_o \frac{B}{L} a \left[1 - \left(\frac{V_s - V_g}{W_o} \right)^{1/2} \right] \quad (3.18)$$

since the channel potential at $x = 0$ is $V_s - V_g$. Combining (3.14) and (3.17), we obtain

$$R_1 \cong \frac{\lambda}{G_m + G_d} = \frac{\lambda}{G_{mo}} \quad (3.19)$$

The quantity λ is the fractional length of the section of the transmission line nearer the source. As the lumping procedure is an approximation only, λ is obtained most easily by experimental means. The procedure used in the following work is to determine λ from the input conductance at high frequencies.

The approximate value of R_1 is now used to calculate the admittance parameters. A cutoff frequency, ω_o , is defined as

$$\omega_o \triangleq \frac{1 + \frac{R_1}{R_2} + G_T R_1}{C_2 R_1} \quad (3.20)$$

Utilizing (3.16) and (3.19), we can express (3.20) as

$$\omega_o = \frac{G_m + G_d}{(1 - \lambda)\lambda C_2} \quad (3.21)$$

Applying (3.19) and (3.20) to the admittance parameters, Eqs. (3.10) through (3.13), we obtain the following equations:

$$Y_{11} = j\omega \left[C_1 + C_3 + \frac{C_2(1 - \lambda)}{1 + j \frac{\omega}{\omega_o}} \left(1 + \frac{\lambda G_d}{(1 - \lambda)G_{mo}} \right) \right] \quad (3.22)$$

$$Y_{12} = -j\omega \left[C_3 + \frac{\lambda C_2 \frac{G_d}{G_{mo}}}{1 + j \frac{\omega}{\omega_o}} \right] \quad (3.23)$$

$$Y_{21} = G_m \left[\frac{1 - j \frac{\omega}{\omega_o} \frac{1}{(1 - \lambda)\mu}}{1 + j \frac{\omega}{\omega_o}} \right] - j\omega C_3 \quad (3.24)$$

$$Y_{22} = G_d \left[\frac{1 + j \frac{\omega}{\omega_o} \frac{1}{1 - \lambda}}{1 + j \frac{\omega}{\omega_o}} \right] + j\omega C_3 \quad (3.25)$$

As the maximum transconductance occurs at pinch-off, one would more than likely operate the device at this point. Accordingly the assumption can be made that μ is large or, equivalently, that G_d/G_m is less than one. Then the Y parameters are (separated into real and imaginary components):

$$Y_{11} = \frac{\frac{G_m}{\lambda} \left(\frac{\omega}{\omega_o} \right)^2}{1 + \left(\frac{\omega}{\omega_o} \right)^2} + j\omega \left[C_1 + C_3 + \frac{(1 - \lambda)C_2}{1 + \left(\frac{\omega}{\omega_o} \right)^2} \right] \quad (3.26)$$

$$Y_{12} = - \frac{(1 - \lambda)G_d \left(\frac{\omega}{\omega_o} \right)^2}{1 + \left(\frac{\omega}{\omega_o} \right)^2} - j\omega C_3 \quad (3.27)$$

$$Y_{21} = \frac{G_m}{1 + \left(\frac{\omega}{\omega_o} \right)^2} - j\omega \left[\frac{\frac{G_m}{\omega_o}}{1 + \left(\frac{\omega}{\omega_o} \right)^2} + C_3 \right] \quad (3.28)$$

$$Y_{22} = G_d \left[\frac{1 + \frac{1}{1 - \lambda} \left(\frac{\omega}{\omega_o} \right)^2}{1 + \left(\frac{\omega}{\omega_o} \right)^2} \right] + j\omega C_3 \quad (3.29)$$

With the calculation of the admittance parameters, we have ostensibly completed the development of a circuit model. Several questions can now be asked: Is there a simpler representation, and What is the frequency limitation of the device? Both questions are answered in the following sections.

E. A PI-SECTION REPRESENTATION

A pi-section model for the FET of the form shown in Fig. 11a, can be derived from the Y-parameter representation. For frequencies such that $\omega < \omega_0$ and if the voltage amplification factor μ is reasonably large, the preceding Y-parameter set (Eqs. 3.26 - 3.29) can be approximated by

$$Y_{11} \approx \frac{G_m}{\lambda} \left(\frac{\omega}{\omega_0} \right)^2 + j\omega(C_{gs} + C_{gd}) \quad (3.30)$$

$$Y_{12} \approx -j\omega C_{gd} \quad (3.31)$$

$$Y_{21} \approx \frac{G_m}{1 + j \frac{\omega}{\omega_0}} - j\omega C_{gd} \quad (3.32)$$


$$Y_{22} \approx G_d + j\omega C_{gd} \quad (3.33)$$

Substituting these parameters into the model of Fig. 11a results in the circuit of Fig. 11b. In addition the extrinsic drain resistance r_d , has been included for completeness. For low frequencies ($\omega \ll \omega_0$) the input conductance is negligible, the transconductance is constant, and the extrinsic drain resistance is negligible compared to the output resistance: in this case the circuit model simplifies to that of Fig. 11c.


The model of Fig. 11b is similar to that often stated for the high-frequency circuit model of a vacuum tube [Ref. 8]. The input conductance due to transit-time loading in a vacuum tube is of the form

$$G_{in} = kG_m T^2 f^2$$


where k is a constant (approximately 4), G_m is the mutual conductance, T is the grid-cathode transit time, and f is frequency. In addition, the forward transadmittance becomes complex at high frequencies. This model is to be compared to the model shown in Fig. 11b.



a. General model



b. High-frequency model



c. Low-frequency model

FIG. 11. PI-SECTION REPRESENTATIONS OF THE FIELD-EFFECT TRANSISTOR.

F. HIGH-FREQUENCY POWER GAIN AND THE MAXIMUM USEFUL FREQUENCY

Linvill and Gibbons [Ref. 9] have shown that the power gain of a two-port network defined by

$$PG = \frac{|Y_{21}|^2}{4Y_{11r}Y_{22r} - 2\Re(Y_{12}Y_{21})} \quad (3.34)$$

is within 3 db of the maximum available gain (unless the device is potentially unstable at the frequency in question). The quantity PG is a useful measure of the performance of the device since it is independent of the terminations. The maximum useful frequency is defined as that frequency, f_{\max} , at which PG is unity. This frequency is also the maximum frequency of oscillation of the device if PG is the maximum available gain. If PG is less than the maximum available gain, then the maximum frequency of oscillation is somewhat higher.

Using the pi-section model of Fig. 11b as the basis of the calculation,

$$PG = \frac{G_m^2 + \omega^2 \left\{ \frac{G_m}{\omega_o} + C_{gd} \left[1 + \left(\frac{\omega}{\omega_o} \right)^2 \right] \right\}^2}{2\omega^2 C_{gd} \left[1 + \left(\frac{\omega}{\omega_o} \right)^2 \right] \left\{ \frac{G_m}{\omega_o} + C_{gd} \left[1 + \left(\frac{\omega}{\omega_o} \right)^2 \right] \right\}} \quad (3.35)$$

Letting $\omega = \omega_{\max}$ in (3.34) and $PG = 1$ we obtain the following equation:

$$\omega_{\max}^2 \left(\frac{C_{gd}}{G_m} \right)^2 \left[1 + \left(\frac{\omega_{\max}}{\omega_o} \right)^2 \right] = 1$$

As G_m/C_{gd} is about ω_o ,* an approximate solution to the above is

$$\omega_{\max} \cong \omega_o \quad (3.36)$$

*From (3.21), $\omega_o = G_m/\lambda(1-\lambda)C_2 = (G_m/C_{gd})(C_{gd}/\lambda(1-\lambda)C_2)$. Since the gate capacitances are distributed so that C_{gd} is less than C_2 , the reduced capacitance $\lambda(1-\lambda)C_2$ is about C_{gd} . It then follows that $\omega_o \cong G_m/C_{gd}$.

The maximum useful frequency is thus approximately the same frequency at which the transconductance falls to one-half of its low-frequency value.

For a unity-coupled FET oscillator, Dacey and Ross [Ref. 2] showed that the maximum frequency of oscillation was the point at which the transconductance of the model of Fig. 3 fell by 3 db. The transmission-line model indicates a somewhat higher frequency.

G. COMPARISON OF THEORY AND EXPERIMENT

To test the validity of these results, especially the circuit model of Fig. 11b, admittance measurements were made on several field-effect transistors manufactured commercially. These units were Texas Instruments TIX691, Crystalonics C615, and Fairchild FSP400. All are silicon transistors, with the first having a p-type channel and a diffused gate junction and the latter two having n-type channels. The C615 transistor is constructed using an alloy technique; the FSP400 is a diffused unit.

Low-frequency (1 kc) admittance measurements were made, using a Wayne-Kerr Universal Bridge B221 and a Hewlett-Packard 302A Wave Analyzer as a small-signal source and detector. These measurements are shown in Figs. 12 through 17 for various bias conditions. These 1-f parameters follow generally the bias variation predicted by the dc theory of Shockley. The gate-to-source capacitance is essentially constant with respect to drain voltage variations. This constancy might be expected since there is little voltage drop across the gate-source junction at any time.

Other relevant data, such as pinch-off voltage, leakage currents, and extrinsic drain resistance, are shown in Table 1. The extrinsic drain resistance was measured by the technique of Dacey and Ross [Ref. 2] with some modifications: if current is passed between source and drain, the open-circuit gate voltage (measured from drain to gate) is equal to the voltage drop across the extrinsic drain resistance. Since there is no current flowing out of the gate, the gate must assume the potential of the channel at the drain edge of the gate. Thus the open-circuit gate voltage is equal to the voltage drop from the drain contact to the




FIG. 12. LOW-FREQUENCY PARAMETERS FOR DEVICE TIX691 AS A FUNCTION OF DRAIN VOLTAGE (GATE VOLTAGE = 0 V).




FIG. 13. LOW-FREQUENCY PARAMETERS FOR DEVICE TIX691 AS A FUNCTION OF GATE VOLTAGE (DRAIN VOLTAGE = -6 V).




FIG. 14. LOW-FREQUENCY PARAMETERS FOR DEVICE C615 AS A FUNCTION OF DRAIN VOLTAGE (GATE VOLTAGE = 0 V).




FIG. 15. LOW-FREQUENCY PARAMETERS FOR DEVICE C615 AS A FUNCTION OF GATE VOLTAGE (DRAIN VOLTAGE = 6 V).




FIG. 16. LOW-FREQUENCY PARAMETERS FOR DEVICE FSP400 AS A FUNCTION OF DRAIN VOLTAGE (GATE VOLTAGE = 0 V).




FIG. 17. LOW-FREQUENCY PARAMETERS FOR DEVICE FSP400 AS A FUNCTION OF GATE VOLTAGE (DRAIN VOLTAGE = 5 V).

TABLE 1. SOME LOW-FREQUENCY PARAMETERS

Parameter	TIK691	C615	FSP400
Pinch-off voltage W_o	-4 v	6 v	5 v
Leakage current $V_d = W_o, V_g = 0$	2 na	7 na	0.1 na
r_d	57 Ω	320 Ω	--

drain edge of the gate. The extrinsic drain resistance was obtained from the slope of the open-circuit gate voltage vs drain current curve. Using the slope, rather than the voltage divided by the current, eliminated any contact-potential problems.

To check the validity of the hf circuit model (Fig. 11b), admittance measurements were made for frequencies within the useful operating range of the devices. These measurements are depicted in Figs. 18 through 20. In the case of the TIK691 and the C615, the admittances were measured using a Wayne-Kerr B801 VHF Bridge, while the FSP400 admittances were measured using a General Radio 1607-A Transfer Function and Immittance Bridge. In the case of the imaginary parts of the admittances no attempts were made to separate the header capacitances or lead capacitances from the total capacitances. In the first two cases the capacitances were large enough to enable one to neglect any contribution from stray capacitances. In the case of the FSP400 the lead capacitances are probably not negligible in comparison with the extremely low internal capacitances of the device.

As mentioned previously, no attempt has been made in this theory to affix a theoretical value to λ or to the "cutoff" frequency, ω_o ; but rather to set bounds on these numbers and describe the device from a circuit point of view. To determine the values of these hf parameters the following procedure was adopted: the frequency at which the forward transconductance fell to one-half of its l-f value was defined to be ω_o , and λ was determined at this same frequency from




FIG. 18. HIGH-FREQUENCY Y PARAMETERS FOR DEVICE C615
 $(V_d = 6 \text{ v}, V_g = 0 \text{ v})$.




FIG. 19. Y PARAMETERS VS FREQUENCY FOR DEVICE TIX691
 ($V_d = -6$ v, $V_g = 0$ v).




FIG. 20. Y PARAMETERS VS FREQUENCY FOR DEVICE FSP400
 ($V_d = 5$ v, $V_g = 0$ v).

$$\lambda = \frac{G_m}{Y_{11r}(\omega_0)}$$

From these two parameters and the l-f measurements, the theoretical curves were drawn (shown in dashed lines on the measured curves). The agreement is quite good for frequencies less than the cutoff frequency ω_0 .

The hf susceptances agree closely except in the case of FSP400. The forward transsusceptance should be larger than the output susceptance by an amount proportional to the internal phase shift, $\omega G_m / \omega_0$. The measurements indicate that Y_{221} is larger than Y_{211} .

In Table 2 the values of the hf parameters, λ and ω_0 are shown for the bias condition indicated. As can be seen, λ varies widely from device to device, as does ω_0 . The behavior of λ and ω_0 is not, however, inconsistent with the previous considerations.

TABLE 2. HIGH-FREQUENCY PARAMETERS

Device	λ	$f_o = \frac{\omega_0}{2\pi}$ (Mc)
TIK691 $V_d = -6 \text{ v}, V_g = 0$	0.57	35
C615 $V_d = 6 \text{ v}, V_g = 0$	0.87	4.6
FSP400 $V_d = 5 \text{ v}, V_g = 0$	0.28	350

The effect of drain voltage on cutoff frequency is shown in Fig. 21. From the transmission-line model the cutoff frequency ω_0 is given by

$$\omega_0 = \frac{G_{m0}}{\lambda(1 - \lambda)C_2}$$

In the above equation all of the quantities, except C_2 , are constant with respect to the drain voltage. The capacitance C_2 is the portion of the input capacitance that lies between the gate and the center of




FIG. 21. MEASURED CUTOFF FREQUENCY VS DRAIN VOLTAGE FOR THE FIELD-EFFECT TRANSISTOR.

the channel. To a first approximation, C_2 varies as the drain voltage to the minus one-half or minus one-third power, corresponding to an abrupt gate junction or a graded gate junction, respectively. For reference purposes lines of the appropriate slope for the respective devices are drawn on Fig. 21. As can be seen, the measured values follow the indicated slopes quite closely.

To determine the maximum useful frequency of the device the measured admittance parameters were substituted into the formula for the maximum power gain (Eq. 3.34). The maximum power gains for the various devices are indicated in Fig. 22, with the frequency scale normalized with respect to ω_0 . In the case of devices C615 and TIX691 the maximum power gain fell to unity at about ω_0 as predicted. For device FSP400 the maximum frequency was considerably lower than predicted. In this case parasitic elements that might account for the low f_{\max} may have been neglected.

H. SUMMARY OF RESULTS

The principal result of this chapter has been to derive a circuit model of the field-effect transistor valid over the useful frequency range of the transistor. From a transmission line model the analysis proceeded to the conclusion that the device is adequately characterized by a pi-section model which is similar to that of the vacuum tube at high frequencies. The model is completely determined by l-f parameters such as transconductance, output conductance, gate-source capacitance and gate drain capacitance, and two hf parameters: cutoff frequency and a constant relating to the input conductance.




FIG. 22. MAXIMUM POWER GAIN VS NORMALIZED FREQUENCY.

IV. THE NOISE MODEL

The derivation of the noise model begins with a postulation of noise-producing mechanisms. The mechanisms are characterized in the model by current and voltage sources. These internal sources are referred to the terminals of the devices as currents and the mean-square values of these terminal currents are computed. The terminal currents are used to compute the noise factor of the FET; the circuit and bias conditions that yield the minimum noise factor are determined. Measurements are made that indicate that the model is valid when 1/f noise is not important.

A. NOISE-GENERATING MECHANISMS

Semiconductor noise can be classified into three classes: thermal noise, shot noise, and modulation noise. The first class is that associated with thermal agitation of carriers; the second arises from the discreteness of the carriers (their appearance and disappearance). Modulation noise is not well understood but appears to be caused by carrier fluctuations at the surface of the semiconductor. This noise is also called 1/f noise from the shape of its frequency spectrum.

Van der Ziel [Ref. 10] has suggested that the first class, thermal noise, be called diffusion noise, and the second class be called generation-recombination noise. Using these distinctions, the noise-producing mechanisms in semiconductor devices are more easily envisioned.

B. CHANNEL NOISE

Current flow through the channel of the FET takes place by means of electrons and holes which drift under the influence of the electric field set up by the drain-source voltage. The noise associated with ohmic conduction is thermal noise. Thermal noise may be characterized by its mean-square fluctuation current, $\overline{i^2}$:

$$\overline{i^2} = 4kTg\Delta f \quad (4.1)$$

where k is Boltzmann's constant, T is the absolute temperature, G is the conductance of the noisy medium, and Δf is the bandwidth of the observing instrument.*

This noise mechanism may be incorporated into a noise model of the FET by assigning thermal-noise generators of the form of (4.1) to the resistive elements of the transmission-line model of Fig. 8, viz. R_1 and R_2 .** The generators are assumed to be uncorrelated.

Another source of noise in the channel is a density fluctuation caused by the generation and recombination of carriers. These density fluctuations produce, in turn, resistance fluctuations. The noise current associated with this phenomenon is proportional to the minority-carrier density in the channel since the fluctuation cannot exceed the average density of the smaller number of carriers (the minority carriers). For a typical field-effect transistor the doping of the channel material is such that the minority-carrier density is negligible compared to the majority-carrier density; thus this noise is negligible.

C. GATE NOISE

The noise produced by the gate junction is the noise produced in a reverse-biased p-n junction or shot noise. Guggenbuehl and Strutt [Ref. 11] have shown that the mean-square noise current in a p-n junction diode is

$$\overline{i^2} = 4kTY_r\Delta f - 2qI\Delta f \quad (4.2)$$

where Y_r is the real part of the junction admittance, q is the electronic charge, and I is the current in the diode. This equation has been found to be invalid for silicon junctions where generation and recombination occur in the space-charge region [Ref. 12]. A more general expression for the p-n junction noise current is

*The spectrum of thermal noise is uniform up to infrared frequencies; thus, (4.1) is valid for all frequencies under consideration here.

**Van der Ziel has come to the same conclusion: the channel noise is primarily thermal noise [Ref. 3].

$$\overline{i^2} = 4kTY_r \Delta f - 2q \frac{I}{m} \Delta f \quad (4.3)$$

where m is a parameter that depends on the mechanism of current flow, e.g., generation-recombination, and diffusion. This equation holds for all frequencies less than the transit-time limiting frequency for carriers crossing the junction.

For germanium junctions biased in the reverse direction the current flow is by means of diffusion: in this case m is one and Y_r is zero. For silicon junctions the leakage current through the junction arises from generation in the space-charge region. As before, Y_r is small, m is two. Since the devices under test are silicon units, we assume the latter conditions:

$$\overline{i^2} = q I_g \Delta f \quad (4.4)$$

D. NOISE DUE TO LEAD RESISTANCE

Noise caused by resistance in the source and drain leads could be included in the model by assigning thermal-noise generators to these resistances. The generators would have the form

$$\overline{e^2} = 4kTr \Delta f \quad (4.5)$$

where $\overline{e^2}$ is the mean-square voltage caused by the series resistance r . This noise is neglected in the following discussion since the noise contribution from the resistance is small.

E. THE NOISE MODEL

The noise-generating mechanisms are now incorporated into the transmission-line model of Fig. 9. In Fig. 23 noise generators are placed across each passive element of the transmission-line model. The generators are the Fourier transforms of the time-dependent random-noise currents. The generators i_{n4} and e_{n1} represent the thermal noise due to the resistance of the channel, while i_{n1} , i_{n2} , and i_{n3} are the noise




FIG. 23. NOISE MODEL BASED ON TRANSMISSION-LINE
MODEL OF THE FIELD-EFFECT TRANSISTOR.

currents of the gate junction. The noise due to R_1 is represented as a voltage source for convenience only. The gate noise generators are distributed in the manner shown, since the gate current is distributed in the same way as the gate capacitances. All generators are assumed to be uncorrelated.*

To calculate the terminal noise currents, I_{n1} and I_{n2} , defined in Fig. 24, the input and output terminals are shorted, and the short-circuit currents are calculated:

*Van der Ziel [Ref. 10] has discussed a possible modulation of the series resistance of a junction diode by the diode noise current. This would imply a correlation between the noise contribution of the series resistance and the noise contribution of the junction. In the case of the FET the series resistance is equivalent to the channel resistance and the diode is equivalent to the gate diode. He concludes, however, that this effect is negligible for small diode currents. Our assumption that there is no correlation between the channel noise generators and the gate noise generators is valid for a reverse-biased gate junction.



FIG. 24. SEPARATION OF NOISY FET INTO NOISELESS FET AND TWO TERMINAL NOISE CURRENTS.

$$I_{n1} = -i_{n1} - i_{n2} \left(1 - \frac{j \frac{\omega}{\omega_0}}{1 + j \frac{\omega}{\omega_0}} \right) - i_{n3} + i_{n4} \left(\frac{j \frac{\omega}{\omega_0}}{1 + j \frac{\omega}{\omega_0}} \right) - \frac{e_{n1}}{R_1} \left(\frac{j \frac{\omega}{\omega_0}}{1 + j \frac{\omega}{\omega_0}} \right) \quad (4.6)$$

$$I_{n2} = \frac{\left(G_T + \frac{1}{R_2} \right) R_1 i_{n2}}{1 + \frac{R_1}{R_2} + G_T R_1 + j \omega C_2 R_1} + i_{n3} - i_{n4} \left[1 - \frac{\left(G_T + \frac{1}{R_2} \right) R_1}{1 + \frac{R_1}{R_2} + G_T R_1 + j \omega C_2 R_1} \right] - e_{n1} \left[\frac{G_T + \frac{1}{R_2}}{1 + \frac{R_1}{R_2} + G_T R_1 + j \omega C_2 R_1} \right] \quad (4.7)$$

In terms of the l-f parameters and the two hf parameters, these currents are

$$I_{n1} = -i_{n1} - \frac{i_{n2}}{1 + j \frac{\omega}{\omega_0}} - i_{n3} + i_{n4} \frac{j \frac{\omega}{\omega_0}}{1 + j \frac{\omega}{\omega_0}} - \frac{e_{n1}}{R_1} \frac{j \frac{\omega}{\omega_0}}{1 + j \frac{\omega}{\omega_0}} \quad (4.8)$$

$$I_{n2} = \frac{\lambda}{1 + j \frac{\omega}{\omega_0}} i_{n2} + i_{n3} + \frac{j \frac{\omega}{\omega_0}}{1 + j \frac{\omega}{\omega_0}} i_{n4} - \frac{e_{n1}}{R_1} \frac{j \frac{\omega}{\omega_0}}{1 + j \frac{\omega}{\omega_0}} \quad (4.9)$$

The mean-square currents and their correlation are:

$$\begin{aligned} \overline{I_{n1}^2} = \overline{I_{n1} I_{n1}^*} &= \overline{I_{n1}^2} + \frac{\overline{I_{n2}^2}}{1 + \left(\frac{\omega}{\omega_0}\right)^2} + \overline{I_{n3}^2} + \frac{\left(\frac{\omega}{\omega_0}\right)^2}{1 + \left(\frac{\omega}{\omega_0}\right)^2} \overline{I_{n4}^2} \\ &+ \frac{\left(\frac{\omega}{\omega_0}\right)^2}{1 + \left(\frac{\omega}{\omega_0}\right)^2} \frac{\overline{e_{n1}^2}}{R_1^2} \end{aligned} \quad (4.10)$$

$$\begin{aligned} \overline{I_{n2}^2} = \overline{I_{n2} I_{n2}^*} &= \frac{\lambda^2}{1 + \left(\frac{\omega}{\omega_0}\right)^2} \overline{I_{n2}^2} + \overline{I_{n3}^2} + \left| 1 - \frac{\lambda}{1 + j \frac{\omega}{\omega_0}} \right|^2 \overline{I_{n4}^2} \\ &+ \frac{(G_m + G_d)^2}{1 + \left(\frac{\omega}{\omega_0}\right)^2} \overline{e_{n1}^2} \end{aligned} \quad (4.11)$$

$$\begin{aligned} \overline{I_{n1}^* I_{n2}} &= - \overline{I_{n3}^2} - \frac{\lambda}{1 + \left(\frac{\omega}{\omega_0}\right)^2} \overline{I_{n2}^2} + \left[\frac{j \frac{\omega}{\omega_0}}{1 + \left(\frac{\omega}{\omega_0}\right)^2} \right] \left(1 - \lambda + j \frac{\omega}{\omega_0} \right) \overline{I_{n4}^2} \\ &- \frac{\lambda j \frac{\omega}{\omega_0}}{1 + \left(\frac{\omega}{\omega_0}\right)^2} \frac{\overline{e_{n1}^2}}{R_1^2} \end{aligned} \quad (4.12)$$

where the * denotes complex conjugate. We assume the appropriate forms for the internal generators. The thermal-noise generators of the channel are

$$\overline{e_{n1}^2} = 4kTR_1 \Delta f \quad (4.13)$$

$$\overline{I_{n4}^2} = 4kT \frac{1}{R_2} \Delta f \quad (4.14)$$

The shot-noise generators are distributed so that the total leakage current I_g is equal to the sum of the distributed currents, I_{g1} , I_{g2} , and I_{g3} :

$$\overline{i_{n1}^2} = qI_{g1} \Delta f \quad (4.15)$$

$$\overline{i_{n2}^2} = qI_{g2} \Delta f \quad (4.16)$$

$$\overline{i_{n3}^2} = qI_{g3} \Delta f \quad (4.17)$$

The coefficients of the internal noise generators in (4.10), (4.11), and (4.12) are related to the admittance parameters of the FET through (3.10) through (3.13). The terminal noise currents per unit bandwidth become:

$$\overline{i_{n1}^2} = qI_{g1} + \frac{qI_{g2}}{1 + \left(\frac{\omega}{\omega_0}\right)^2} + qI_{g3} + 4kTY_{11r} \quad (4.18)$$

$$\overline{i_{n2}^2} = \frac{\lambda^2 qI_{g2}}{1 + \left(\frac{\omega}{\omega_0}\right)^2} + qI_{g3} + 4kTY_{22r} + 4kTY_{21r} \quad (4.19)$$

$$\overline{i_{n1}^* i_{n2}} = - \frac{\lambda qI_{g2}}{1 + \left(\frac{\omega}{\omega_0}\right)^2} - qI_{g3} + 4kTY_{12}^* + 4kTY_{21i} \quad (4.20)$$

assuming the internal generators are uncorrelated.

The above noise currents are valid over a frequency range which coincides with that of the circuit model. For $\omega \ll \omega_0$ the admittance parameters can be approximated by

$$Y_{11} \approx \frac{G_m + G_d}{\lambda} \left(\frac{\omega}{\omega_0}\right)^2 + j\omega(C_{gs} + C_{gd}) \quad (4.21)$$

$$Y_{12} \approx -j\omega C_{gd} \quad (4.22)$$

$$Y_{21} \approx G_m - j\omega \left(\frac{G_m}{\omega_o} + C_{gd} \right) \quad (4.23)$$

$$Y_{22} \approx G_d + j\omega C_{gd} \quad (4.24)$$

Substituting these approximations into (4.18) through (4.20), the following noise currents are obtained:

$$\overline{I_{n1}^2} \approx qI_g + 4kT \frac{G_m + G_d}{\lambda} \left(\frac{\omega}{\omega_o} \right)^2 \quad (4.25)$$

$$\overline{I_{n2}^2} \approx \lambda^2 qI_{g2} + qI_{g3} + 4kT (G_d + \lambda G_m) \quad (4.26)$$


$$\overline{I_{n1}^* I_{n2}} \approx -\lambda qI_{g2} - qI_{g3} - 4kT j\omega \frac{G_m}{\omega_o} \quad (4.27)$$

These currents bear some similarity to their counterparts in vacuum tubes [Ref 13]. However, the noise is produced by a different mechanism. This similarity will be elaborated upon in the discussion of noise factor.


F. NOISE-CURRENT MEASUREMENTS

To test the assumption that thermal noise is the primary source of noise in the channel, measurements of the output noise current $\overline{I_{n2}^2}$ were made on the FET's investigated previously. A frequency range that covered the 1-f spectrum from 100 cps to 50 kc was used, and both drain and gate voltages were varied. For one device, C615, hf measurements of the output noise current were made to test the validity of the theory near the cutoff frequency of the device. Block diagrams of the measuring apparatuses are shown in Fig. 25.

For the 1-f measurements the gain of the system, A , was measured using the oscillator as a source. Knowing the gain, the total noise at the output $\overline{E_o^2}$, the noise due to the 10-kilohm load resistance and the



a. Low frequency



b. High frequency

FIG. 25. MEASUREMENT OF FET OUTPUT NOISE CURRENT.

preamplifier noise factor F , the output noise current of the FET was calculated from

$$\overline{I_{n2}^2} = \frac{\overline{E_o^2}}{R_L^2 |A|^2} - F \overline{I_{nR_L}^2}$$

where

$$\overline{I_{nR_L}^2} = 4kT_O (1/R_L) \Delta f. *$$

* This expression is correct if the total input resistance to the preamplifier is R_L , and if the noise factor of the preamplifier is measured with a source resistance of R_L .

The mean-square output noise voltage $\overline{E_o^2}$ was computed from the square-mean output voltage $(\overline{E_o})^2$ by multiplying by 1.27.

For the hf measurement, a similar procedure was used except that a noise diode was the means of calibration. The output noise current from the FET was calculated from

$$\overline{I_{n2}^2} = 2q I_D \Delta f - F \overline{I_{nR}^2}$$

where $F \overline{I_{nR}^2}$ is the noise from the losses in the preamplifier input circuit but not including the FET output conductance, and I_D is the noise diode current required to double the output noise power from the FET alone.

The results of these measurements are shown in Figs. 26 through 34 for various conditions of frequency, drain voltage, and gate voltage.* Measurements were made using drain voltages that maintained a large μ .

Considering device C615 for example, Fig. 29 depicts the output noise current as a function of drain voltage for frequencies from 100 cps to 50 kc. The noise current increased for increasing drain voltage, approaching a constant for voltages beyond the pinch-off voltage. In addition, the noise current decreased for increasing frequency.

For comparison purposes a theoretical curve of the output noise current is also shown in Fig. 29. The current was calculated from (4.26), using the values of G_d , G_m , and λ measured in Chapter III. The gate leakage current was neglected since the current was only several nanoamps for this device at the highest gate voltage used. The measured noise currents were larger than the theoretical current at all frequencies except 50 kc. Although the theoretical noise current remained essentially constant with drain voltage, the measured currents increased somewhat for drain voltages less than 6 v and were constant from 6 to 10 v.

* The output noise current is plotted in terms of an equivalent noise current I_{eq} :

$$I_{eq} \triangleq \frac{\overline{I_{n2}^2}}{2q\Delta f}$$




FIG. 26. OUTPUT NOISE CURRENT VS DRAIN VOLTAGE
FOR DEVICE T1X691 WITH FREQUENCY AS A PARAMETER
($V_g = 0$).




FIG. 27. OUTPUT NOISE CURRENT VS GATE VOLTAGE
FOR DEVICE T1X691 WITH FREQUENCY AS A PARAMETER
($V_d = -6$ V).




FIG. 28. OUTPUT NOISE CURRENT VS FREQUENCY FOR DEVICE TIX691 ($V_d = -6v$).




FIG. 29. OUTPUT NOISE CURRENT VS DRAIN VOLTAGE FOR DEVICE C615 WITH FREQUENCY AS A PARAMETER ($V_g = 0$ v).




FIG. 30. OUTPUT NOISE CURRENT VS GATE VOLTAGE FOR DEVICE C615 WITH FREQUENCY AS A PARAMETER ($V_d = 6$ v).




FIG. 31. OUTPUT NOISE CURRENT VS FREQUENCY FOR DEVICE C615 WITH DRAIN VOLTAGES OF 3 v AND 6 v ($V_g = 0$ v).




FIG. 32. OUTPUT NOISE CURRENT VS DRAIN VOLTAGE FOR DEVICE FSP400 WITH FREQUENCY AS A PARAMETER ($V_g = 0$ V).




FIG. 33. OUTPUT NOISE CURRENT VS GATE VOLTAGE FOR DEVICE FSP400 WITH FREQUENCY AS A PARAMETER ($V_d = 5$ V).




FIG. 34. OUTPUT NOISE CURRENT VS FREQUENCY FOR DEVICE FSP400 ($V_d = 5$ v)

In Fig. 30 the output noise current is shown as a function of the gate voltage for a drain voltage of 6 v. As in Fig. 29 the noise current decreased as the frequency of measurement was increased and as the gate voltage was increased. The measured noise currents were again larger than the theoretical current.

A plot of the frequency spectrum is shown in Fig. 31 for several drain voltages. At low frequencies the spectrum has a slope of -1, characteristic of that class of low-frequency noise called 1/f noise. Above 50 kc the noise current becomes constant, until the cutoff frequency (5 Mc) is approached. At this point the noise increases due to the increase of Y_{22r} (although the model is not necessarily valid at these frequencies).

We conclude from these measurements on C615 that thermal noise is the predominant noise mechanism at high frequencies, but that 1/f noise dominates at low frequencies.

Similar behavior of the noise current as a function of frequency is exhibited by the other devices tested, TIX691 and FSP400. The most conspicuous difference was the presence of excess noise at 50 kc in the latter two devices.

G. THE NOISE FACTOR OF THE FET

The commonly accepted measure of the noise performance of a device is its noise factor. The noise factor F is defined by the relation

$$F = \frac{\text{noise power available at output}}{\text{noise power available at output due to the source alone}} \quad (4.28)$$

Using the representation of Fig. 24, the noise factor of the FET is

$$F = 1 + \frac{\left| I_{n1} - \frac{Y_{11}}{Y_{21}} I_{n2} - Y_s \frac{I_{n2}}{Y_{21}} \right|^2}{4kT_0 G_s \Delta f} \quad (4.29)$$

where Y_s is the source admittance, and $4kT_0 G_s \Delta f$ is the noise due to the source conductance G_s at the reference temperature T_0 .

The noise-factor formulation derived in the appendix is convenient for purposes of analysis. Using this formulation, the noise factor of any linear twoport is

$$F = 1 + \frac{G_u}{G_s} + \frac{R_n}{G_s} \left[(G_s + G_\gamma)^2 + (B_s + B_\gamma)^2 \right] \quad (4.30)$$

where $G_u \triangleq$ the equivalent noise conductance

$R_n \triangleq$ the equivalent noise resistance

$G_\gamma \triangleq$ the correlation conductance

$B_\gamma \triangleq$ the correlation susceptance

In most instances the device will not be used at frequencies near cutoff, and the device will be operated near maximum gain. These two conditions imply $\omega \ll \omega_o$ and $G_d/G_m \ll 1$. The leakage conductance of the gate is small compared to the conductance of the channel; therefore the gate noise is small compared to the channel noise, or $qI_g/4kT_o \lambda G_m \ll 1$. The noise currents can then be approximated by

$$\overline{I_{n1}^2} \approx qI_g \Delta f + 4kT_o \frac{G_m}{\lambda} \left(\frac{\omega}{\omega_o} \right)^2 \Delta f \quad (4.31)$$

$$\overline{I_{n2}^2} \approx 4kT_o \lambda G_m \Delta f \quad (4.32)$$

$$\overline{I_{n1}^* I_{n2}} \approx -\lambda qI_{g2} - \lambda I_{g3} - 4kT_o j\omega \frac{G_m}{\omega_o} \quad (4.33)$$

The approximate admittance parameters [Eqs. (4.21) through (4.24)] are used in (A.14) through (A.18) in the appendix; the following equations result from this substitution:

$$R_n = \frac{\lambda}{G_m} \quad (4.34)$$

$$G_\gamma = \frac{G_m}{\lambda} \left(\frac{\omega}{\omega_o} \right)^2 \quad (4.35)$$

$$B_\gamma = \omega(C_{gs} + C_{gd}) \quad (4.36)$$

$$G_u = \frac{qI_g}{4kT_o} - 2 \frac{\omega^2}{\omega_o^2} (C_{gs} + C_{gd}) \quad (4.37)$$

The noise factor is computed from (4.30):

$$F = 1 + \frac{\frac{qI_g}{4kT_o} - 2 \frac{\omega^2}{\omega_o^2} (C_{gs} + C_{gd})}{G_s} + \frac{\lambda}{G_m G_s} \left\{ \left[G_s + \frac{G_m}{\lambda} \left(\frac{\omega}{\omega_o} \right)^2 \right]^2 + [B_s + \omega(C_{gs} + C_{gd})]^2 \right\} \quad (4.38)$$

The noise factor can be minimized by choosing G_s and B_s properly:
the source conductance for the minimum noise factor is

$$G_o = \frac{G_m}{\lambda} \left(\frac{\omega}{\omega_o} \right)^2 \left[1 + \frac{qI_g}{4kT_o} \frac{\lambda}{G_m} \left(\frac{\omega_o}{\omega} \right)^4 - \frac{2\omega_o(C_{gs} + C_{gd})}{\frac{G_m}{\lambda} \left(\frac{\omega}{\omega_o} \right)^2} \right] \quad (4.39)$$

and the optimum source susceptance is

$$B_o = -\omega(C_{gs} + C_{gd}) \quad (4.40)$$

The value of the optimum noise factor is

$$F_o = 1 + 2 \left(\frac{\omega}{\omega_o} \right)^2 + 2 \frac{\lambda}{G_m} G_o \quad (4.41)$$

At low frequencies the source susceptance may be made zero for sake of simplicity. In this case the noise factor

$$F = 1 + \frac{\frac{qI_g}{4kT_o} - \frac{2\omega^2}{\omega_o} (C_{gs} + C_{gd}) + \frac{\lambda}{G_m} \omega^2 (C_{gs} + C_{gd})^2}{G_s} + \frac{\lambda}{G_m G_s} \left[G_s + \frac{G_m}{\lambda} \left(\frac{\omega}{\omega_o} \right)^2 \right]^2 \quad (4.42)$$

The optimum source conductance for this case is

$$G_o = \left[\frac{qI_g G_m}{\lambda 4kT_o} - \frac{2\omega^2}{\omega_o} (C_{gs} + C_{gd}) \frac{G_m}{\lambda} + \left(\frac{G_m}{\lambda} \right)^2 \left(\frac{\omega}{\omega_o} \right)^4 + \omega^2 (C_{gs} + C_{gd})^2 \right]^{1/2} \quad (4.43)$$

and the optimum noise factor is

$$F_o = 1 + 2 \left(\frac{\omega}{\omega_o} \right)^2 + 2R_n G_o \quad (4.44)$$

where G_o is defined by (4.43). At low frequencies the input conductance can be neglected in comparison to the input susceptance; in addition, the leakage currents are small. If these terms are neglected in (4.43), the optimum source conductance is

$$G_o \cong \omega (C_{gs} + C_{gd}) \left[1 - \frac{2 \frac{G_m}{\omega_o}}{\lambda (C_{gs} + C_{gd})} \right]^{1/2} \quad (4.45)$$

and the optimum noise factor is

$$F_o \cong 1 + 2R_n G_o \quad (4.46)$$

The optimum noise factor calculated previously is that obtained by optimizing the source resistance only. The noise factor can be minimized by a judicious choice of bias condition. Approximating

$$R_n \cong \frac{\lambda}{G_m}$$

$$G_o \approx \omega(C_{gs} + C_{gd})$$

the optimum noise factor, obtained by optimizing G_s , is

$$F_o = 1 + 2 \frac{\lambda}{G_m} \omega(C_{gs} + C_{gd})$$

As the drain bias (with constant gate bias) is increased, the transconductance increases until pinch-off is reached; similarly the input capacitance decreases with increasing drain bias until pinch-off is reached. Hence, the minimum of F_o is reached with the drain voltage at pinch-off. If the drain voltage is fixed and the gate voltage is increased, the transconductance decreases as does the input capacitance. The proper choice of gate voltage is not clear in this case. An approximate answer can be obtained by recognizing that the transconductance decreases more rapidly than does the input capacitance. Hence, the term $2(\lambda/G_m)\omega(C_{gs} + C_{gd})$ gets larger as the gate voltage gets larger. Thus, the gate voltage should be made as small as possible.

If the preceding results are examined closely, one observes that, in the case of a general source admittance Y_s , the optimum source admittance is, approximately, Y_{11}^* if the equivalent noise conductance, G_u , is neglected. For $Y_s = G_s$ the optimum source conductance is about $|Y_{11}|$. In both cases the result of choosing a source admittance is to optimize the power transfer from the source. In most cases, however, G_u cannot be neglected and the source conductance must be somewhat larger than predicted by the simple argument above.

If the source conductance is large compared to the input admittance of the FET, the noise factor is, approximately,

$$F = 1 + \frac{\lambda}{G_m} G_s \quad (4.47)$$

This condition is often met for devices which have small input capacitances and for operation at low frequencies. A similar form for the noise factor of vacuum tube amplifiers is often stated. Moreover, the equivalent noise resistance λ/G_m is similar to that of the vacuum tube [Ref. 13]. For

vacuum triodes the constant λ is about 2.5; for the FET, λ is less than 1. Thus the FET should have a smaller noise factor than a vacuum tube with the same transconductance and source conductance.

H. NOISE-FACTOR MEASUREMENTS

Noise-factor measurements were made on the devices previously investigated using the test setup of Fig. 35. The results of varying source resistance, bias voltage, and frequency are shown in Figs. 36 through 41.

From a qualitative viewpoint the devices followed the theory in two respects: first, the optimum source conductance increased with frequency; and second, for the higher frequencies, the lowest noise factors were obtained for the device biased in the maximum gain condition, i.e., for the drain biased at pinch-off and the gate biased at zero volts. As would be expected by the implications of the preceding measurement of the output noise current, the noise factor increased as the frequency decreased due to $1/f$ noise effects.

To test the model, noise-factor measurements at 50 kc were used to compare with the predicted performance of device C615. As noted previously, this device showed little $1/f$ noise at this frequency. From the data the optimum noise factor, equivalent noise resistance, and optimum source resistance were determined. In Figs. 42 through 47 the measured and predicted values are depicted. The theoretical values were calculated from

$$R_n = \frac{1}{G_m} \left(\frac{G_d}{G_m} + \lambda \right) \quad (4.48)$$

$$R_o = \frac{1}{\omega(C_{gs} + C_{gd}) \left[1 - \frac{2G_m}{\lambda\omega_o(C_{gs} + C_{gd})} \right]^{1/2}} \quad (4.49)$$

$$F_o = 1 + 2R_n/R_o \quad (4.50)$$

The input resistance was neglected, as was the leakage current.




FIG. 35. TEST SETUP FOR MEASURING NOISE FACTOR.

As indicated by Figs. 37 and 38, the theoretical values of noise resistance compared closely with the measured values. However, the optimum noise factor as measured was higher than predicted by the theory of the preceding section. Also, the optimum source resistance was lower than predicted. Both of these deviations could be explained by $1/f$ noise in the input circuit. For example, if a $1/f$ noise current I_{f1}^2 is added to the input noise current I_{nl}^2 , the new optimum source conductance, G'_o , becomes:

$$G'_o = \left[\frac{qI_g G_m}{\lambda kT_o} + \frac{I_{f1}^2 G_m}{\lambda 4kT_o \Delta f} + \omega^2 (C_{gs} + C_{gd})^2 - 2 \frac{\omega^2 G_m}{\omega_o \lambda} (C_{gs} + C_{gd}) \right]^{1/2}$$

Thus a larger input noise current causes a larger optimum source conductance or a smaller source resistance. A larger optimum conductance results in an increased minimum noise factor through the relationship of (4.44). This input circuit noise is probably caused by a $1/f$ noise component in the gate leakage current, which often contains such a noise spectrum.

We conclude from these measurements on device C615 that thermal noise in the channel seemed to be the dominant noise at 50 kc; on the other hand, some excess noise was apparent at the input terminals at 50 kc.




FIG. 36. NOISE FACTOR VS SOURCE RESISTANCE FOR DEVICE TIX691 WITH FREQUENCY AND DRAIN BIAS AS PARAMETERS ($V_g = 0$ v).




FIG. 37. NOISE FACTOR VS SOURCE RESISTANCE FOR DEVICE TIX691 WITH FREQUENCY AND GATE BIAS AS PARAMETERS ($V_d = -6$ v).




FIG. 38. NOISE FACTOR VS SOURCE RESISTANCE FOR DEVICE C615 WITH FREQUENCY AND DRAIN BIAS AS PARAMETERS ($V_g = 0$ v).




FIG. 39. NOISE FACTOR VS SOURCE RESISTANCE FOR DEVICE C615 WITH FREQUENCY AND GATE BIAS AS PARAMETERS ($V_d = 6$ v).




FIG. 40. NOISE FACTOR VS SOURCE RESISTANCE FOR DEVICE FSP400 WITH FREQUENCY AND DRAIN BIAS AS PARAMETERS ($V_g = 0 \text{ v}$).




FIG. 41. NOISE FACTOR VS SOURCE RESISTANCE FOR DEVICE FSP400 WITH FREQUENCY AND GATE BIAS AS PARAMETERS ($V_d = 5 \text{ v}$).




FIG. 42. OPTIMUM NOISE FACTOR VS DRAIN VOLTAGE FOR DEVICE C615 ($V_g = 0$ v, $f = 50$ kc).




FIG. 43. OPTIMUM NOISE FACTOR VS GATE VOLTAGE FOR DEVICE C615 ($V_d = 6$ v, $f = 50$ kc).




FIG. 44. EQUIVALENT NOISE RESISTANCE R_n VS DRAIN VOLTAGE FOR DEVICE C615 ($V_g = 0$ v, $f = 50$ kc).




FIG. 45. EQUIVALENT NOISE RESISTANCE R_n VS GATE VOLTAGE FOR DEVICE C615 ($V_d = 6$ v, $f = 50$ kc).




FIG. 46. OPTIMUM SOURCE RESISTANCE VS DRAIN VOLTAGE FOR DEVICE C615
($V_g = 0$ v, $f = 50$ kc).




FIG. 47. OPTIMUM SOURCE RESISTANCE VS GATE VOLTAGE FOR DEVICE C615
($V_d = 6$ v, $f = 50$ kc).

I. APPROXIMATE NOISE FACTOR IN 1/f NOISE REGION

If the source conductance is made much greater than the input admittance of the FET, then the noise factor can be approximated by

$$F = 1 + R_n G_s \quad (4.50)$$

In the 1/f noise region the output noise current decreases almost linearly with frequency to a frequency f_1 where the spectrum becomes essentially constant (cf. Fig. 31). This 1-f spectrum can be fitted by an empirical formula:

$$\overline{I_{n2}^2} = 4kT_o \lambda G_m \left(1 + \frac{f_1}{f} \right) \Delta f \quad (4.51)$$

Using (A.14) from the appendix an approximate form for the 1-f noise factor is

$$F = 1 + \frac{\lambda}{G_m} G_s \left(1 + \frac{f_1}{f} \right) \quad (4.52)$$

For the various devices f_1 is:

C615:	50 kc
TIX691:	100 kc
FSP400:	60 kc

In addition the optimum drain bias for the minimum noise factor is less than the pinch-off voltage [cf. Figs. 16, 40] for devices with high 1-f noise. This observation seems to confirm Lauritzen's postulation of a high-field phenomenon as a cause of FET noise at low frequencies [Ref. 6].

J. SUMMARY OF RESULTS

A noise model has been derived by assigning thermal-noise generators to the resistances of the transmission-line model and shot-noise generators to the gate junction. This resulted in a noise model characterized

by an equivalent input noise resistance inversely proportional to the transconductance of the device. For a resistive source the optimum source conductance was found to be approximately equal to the input admittance (output short-circuited).

V. CONCLUSION

A. APPLICATION OF THE MODELS

The principal results of this analysis have been a circuit model and a noise model of the field-effect transistor. Measurements have indicated that the circuit model is a useful representation for frequencies up to the cutoff frequency. Where $1/f$ noise is not present, noise measurements confirm the essential features of the noise model.

The similarity of the circuit and noise model of the field-effect transistor to those models of the vacuum-tube triode has been pointed out. The FET can therefore be used in any application where a triode is useful. Moreover, the FET has the advantage of a smaller equivalent noise resistance (neglecting $1/f$ noise contributions). However, the field-effect transistor has one of the same disadvantages of the triode, viz., a large feedback capacitance; this becomes important when the device is used as a high-frequency amplifier. The problem can be overcome by using a cascode connection, i.e., a grounded source stage followed by a grounded gate stage. In this case the FET yields a lower noise factor in comparison to the triode because of the smaller noise resistance and input conductance of the FET.

The most appropriate model for comparing the junction transistor (in the common-emitter connection) to the field-effect transistor is the pi-model. The major differences between the pi-models of the two devices are the input circuit elements. At low frequencies the junction-transistor input circuit is dominated by the input resistance (typically in the kilohm range), while the field-effect transistor input circuit is predominantly a capacitive reactance (typically in the megohm range). For this reason the junction transistor is most often used at low-impedance levels, while the field-effect transistor should find wide application at high impedance levels.

The high input impedance of the FET also engenders a lower noise factor for large values of source resistance. For a source resistance of 1 megohm a low-noise field-effect transistor can have a noise figure as low as 0.4 db [Ref. 6] while the junction transistor is rarely used

at such large source resistances. Moreover, the field-effect transistor can have a lower optimum noise factor than the junction transistor. In Chapter IV we found that

$$F_o = 1 + 2R_n G_o$$

For the FET we can assume $R_n = 1000$ ohms, $G_o = 1 \mu\text{mho}$; the junction transistor has an equivalent noise resistance about equal to the base resistance (usually about 50 ohms) and an optimum source resistance of 1 mmho. Substituting these values into the above equation we obtain

Junction transistor: $F_o = 0.4 \text{ db}$

Field-effect transistor: $F_o = 0.02 \text{ db}$

Thus, even considering the impedance levels, we find that the FET has a lower optimum noise factor.

B. SUGGESTIONS FOR FURTHER STUDY

The approach used in this work was to approximate a transmission line with a two-section model. An exact solution to the FET wave equation can be obtained if the boundaries of the channel can be expressed effectively. Knowledge of the voltage and current at the ends of the line can be used to calculate the admittance parameters. Although the solutions will probably be transcendental functions, an approximation can be made at this point to yield a circuit model. The advantage of making the approximation at this point rather than at the outset is that the high-frequency parameters can be related directly to the dimensions and other physical constants of the device.

Further study should be directed toward an understanding of $1/f$ noise in these devices. Especially important would be knowledge of the relative sensitivity of the field-effect transistor to $1/f$ noise-producing mechanisms as compared to the junction transistor. Since both devices are used in low-level circuits, it would be advantageous to know which device had the lower $1/f$ noise.

APPENDIX: A GENERAL REPRESENTATION OF NOISE IN LINEAR TWOPORTS [Ref. 14]

In many cases it is convenient to employ a noise representation where the device noise is represented by two generators at the input of the device. This representation is shown in Fig. 48.




FIG. 48. TWO-GENERATOR NOISE MODEL.

For this representation the noise factor is

$$F = 1 + \frac{\overline{|I + Y_S E|^2}}{4kT_O G_S \Delta f} \quad (\text{A.1})$$

Expanding, we obtain

$$F = 1 + \frac{\overline{I^2}}{4kT_O G_S \Delta f} + \frac{\overline{E^2} |Y_S|^2}{4kT_O G_S \Delta f} + \frac{\overline{E^* Y_S^* I} + \overline{E Y_S I^*}}{4kT_O G_S \Delta f}$$

Now define an uncorrelated noise current, I_u , such that

$$\begin{aligned} \overline{E I_u^*} &= 0 \\ \overline{(I - I_u) I_u^*} &= 0 \end{aligned}$$

Write

$$I - I_u \triangleq Y_\gamma E$$

$$Y_\gamma \triangleq G_\gamma + jB_\gamma$$

Y_γ is called the correlation admittance. Then

$$\overline{EI^*} = Y_\gamma^* \overline{E^2} \quad (A.2)$$

An equivalent noise conductance G_u and an equivalent noise resistance R_n can be defined:

$$\overline{I_u^2} \triangleq 4kT_0 G_u \Delta f \quad (A.3)$$

$$\overline{E^2} \triangleq 4kT_0 R_n \Delta f \quad (A.4)$$

The fluctuations in the total noise current are

$$\overline{I^2} = 4kT_0 [|Y_\gamma|^2 R_n + G_u] \Delta f \quad (A.5)$$

In terms of these new variables the noise factor is

$$F = 1 + \frac{G_u}{G_s} + \frac{R_n}{G_s} [(G_s + G_\gamma)^2 + (B_s + B_\gamma)^2] \quad (A.6)$$

The minimum noise factor F_0 is obtained when the source conductance is

$$G_0 = \left[\frac{G_u + R_n G_\gamma^2}{R_n} \right]^{1/2} \quad (A.7)$$

and the source susceptance is

$$B_0 = -B_\gamma \quad (A.8)$$

The value of this minimum noise factor is

$$F_0 = 1 + 2R_n(G_\gamma + G_0) \quad (A.9)$$

A third form of the noise factor, in terms of G_o , B_o , F_o and R_n , is

$$F = F_o + \frac{R_n}{G_s} [(G_s - G_o)^2 + (B_s - B_o)^2] \quad (A.10)$$

This result is important in that it holds for any linear twoport.

By measuring F_o , G_o , B_o , and R_n for various bias conditions and frequencies, one can determine the noise generators E and I (and their correlation).

However, the noise model of the FET is based on noise generators at the input and output of the device (cf. Fig. 24). In this case the noise factor is

$$F = 1 + \frac{\left| I_{n1} - \frac{Y_{11}}{Y_{21}} I_{n2} - Y_s \frac{I_{n2}}{Y_{21}} \right|^2}{4kT_o G_s \Delta f} \quad (A.11)$$

A comparison of the two representations yields

$$I = I_{n1} - \frac{Y_{11}}{Y_{21}} I_{n2} \quad (A.12)$$

$$E = - \frac{I_{n2}}{Y_{21}} \quad (A.13)$$

Hence

$$R_n = \frac{\overline{I_{n2}^2}}{4kT_o |Y_{21}|^2 \Delta f} \quad (A.14)$$

From (A.12) we infer

$$\overline{I^2} = \overline{I_{n1}^2} + \left| \frac{Y_{11}}{Y_{21}} \right|^2 \overline{I_{n2}^2} - \overline{I_{n1} * \frac{Y_{11}}{Y_{21}} I_{n2}} - \overline{I_{n1} \frac{Y_{11}^*}{Y_{21}} I_{n2}} \quad (A.15)$$

Using (A.12) and (A.13), we obtain:

$$\overline{EI}^* = \frac{\overline{I_{n2}^2}}{|Y_{21}|^2} Y_{11}^* = Y_{\gamma}^* \overline{E^2} \quad (A.16)$$

Comparison shows:

$$Y_{\gamma} = Y_{11} \quad (A.17)$$

The uncorrelated noise current is obtained by subtracting $4kT_o |Y_{\gamma}|^2 R_n \Delta f$ from (A.15):

$$4kT_o G_u \Delta f = \overline{I_{n1}^2} - \overline{I_{n1}^* I_{n2}} \frac{Y_{11}}{Y_{21}} - \frac{Y_{11}^*}{Y_{21}^*} \overline{I_{n1} I_{n2}^*} \quad (A.18)$$

Thus F_o , G_o , B_o , and R_n are found from I_{n1} , I_{n2} , and their correlation.

REFERENCES

1. W. Shockley, "A Unipolar 'Field-Effect' Transistor," Proc. IRE, 40, 1952, pp. 1365-1376.
2. G. C. Dacey and I. M. Ross, "Unipolar Field-Effect Transistor," Proc. IRE, vol. 41, 1953, pp. 970-979. Also Bell Sys. Tel. J., 34, 1955, pp. 1149-1191.
3. A. van der Ziel, "Thermal Noise in Field-Effect Transistors," Proc. IRE, 50, 1962, pp. 1808-1812.
4. A. van der Ziel, "Gate Noise in Field Effect Transistors at Moderately High Frequencies," Proc. IEEE, 51, 1963, pp. 461-467.
5. C. Huang, M. Marshall, and B. H. White, "Field Effect Transistor Applications," Trans. AIEE, Part I, 72, 1956, pp. 323-329.
6. P. Lauritzen and O. Leistiko, "Field Effect Transistors as Low-Noise Amplifiers," Solid State Circuits Conference, Philadelphia, Feb. 1962.
7. W. M. Kaufman, "Theory of a Monolithic Null Device and Some Novel Circuits," Proc. IRE, 48, 1960, pp. 1540-1545.
8. K. R. Spangenberg, Fundamentals of Electron Devices, McGraw-Hill Book Co., Inc., New York, 1957.
9. J. G. Linvill and J. F. Gibbons, Transistors and Active Circuits, McGraw-Hill Book Co., Inc., New York, 1961.
10. A. van der Ziel, Fluctuation Phenomena in Semiconductors, Academic Press, Inc., New York, 1959.
11. W. Guggenbuehl and M. J. O. Strutt, "Theory and Experiments on Shot Noise in Semiconductor Junction Diodes and Transistors," Proc. IRE, 45, 1957, pp. 839-854.
12. B. Schneider and M. J. O. Strutt, "Theory and Experiments on Shot Noise in Silicon P-N Junction Diodes and Transistors," Proc. IRE, 47, 1959, pp. 546-554.
13. T. E. Talpey, Noise in Electron Devices, Smullin and Haus, eds., The Technology Press of MIT, New York, 1959.
14. H. A. Haus, et al., "Representation of Noise in Linear Twoports," Proc. IRE, 48, 1960, pp. 69-74.

SOLID-STATE DISTRIBUTION LIST

April 1963

GOVERNMENT

USAEIRDRL
Ft. Monmouth, New Jersey
1 Attn: SIGRA/SL-PF
Dr. Harold Jacobs

Commanding General
USAEIRDRL, Bldg. 42
Ft. Monmouth, New Jersey
5 Attn: SIGRA/SL-SC

Commanding Officer
USAEIRDRL
Ft. Monmouth, New Jersey
1 Attn: SIGRA/TNR
1 Attn: Data Equipment Branch

Commanding Officer
U.S. Army Electronics Research
Dev't. Lab.

Ft. Monmouth, New Jersey
1 Attn: SIGPM/EL/PEP
R.A. Gerhold
1 Attn: SIGRA/SL-PRT, L.N. Haynick
1 Attn: SIGRA/SL-PRT, M. Zinn

Engineering Procedures Branch
U.S. Army Signal Material Support
Agency
Ft. Monmouth, New Jersey
1 Attn: Millard Rosenfeld

San Francisco Ordnance District
Basic Research & Special Projects
Branch
P.O. Box 1829, 1515 Clay Street
Oakland 12, California
1 Attn: Mr. M.B. Sundstrom, Chief

Commanding Officer
Frankford Arsenal
Library Branch 0270, Bldg. 40
Bridge and Tacony Streets
1 Philadelphia 37, Pennsylvania

Ballistics Research Laboratory
Aberdeen Proving Ground, Maryland
2 Attn: V.N. Richard, BML
1 Attn: Ballistics Res. Lab.
K.A. Pullen
1 Attn: Chief, Computer Res. Br.

Chief of Naval Research
Dept. of the Navy
Washington 25, D.C.
2 Attn: Code 427
2 Attn: Code 437, Inf. Syst. Br.

Commanding Officer
Office of Naval Research
Branch Office
1000 Geary Street
1 San Francisco 9, California

Chief Scientist
Office of Naval Research
Branch Office
1030 E. Green Street
1 Pasadena, California

Commanding Officer
ONR Branch Office
John Crerar Library Building
86 E. Randolph St.
1 Chicago 1, Illinois

Commanding Officer
ONR Branch Office
495 Summer Street
1 Boston 10, Mass.

Commanding Officer
ONR Branch Office
207 West 24th St.
1 New York 11, New York

New York Naval Shipyard
Material Laboratory Library
Building 291
Brooklyn, New York
1 Attn: Code 911B, M. Rogofsky

Officer-in-Charge
Office of Naval Research
Navy No. 100, Box 39
Fleet Post Office
16 New York, New York

U.S. Naval Research Lab.
2 Washington 25, D.C.
6 Attn: Code 2000
1 Attn: Code 5240
1 Attn: Code 5430
1 Attn: Code 5200
1 Attn: Code 5300
1 Attn: Code 5400
1 Attn: Code 5266, G. Abraham
1 Attn: Code 5260
1 Attn: Code 6430

Chief, Bureau of Ships
Navy Department
2 Washington 25, D.C.
1 Attn: Code 732, Mr. A.E. Smith
1 Attn: Code 335
1 Attn: Code 684A, R. Jones
1 Attn: Code 686
1 Attn: Code 687E
1 Attn: Code 687D
3 Attn: Code 670B
1 Attn: Code 691A1D
1 Attn: Code 691A1
1 Attn: Code 670 NTDS
1 Attn: Code 607A LCDR
E.B. Mashinks
1 Attn: Code 681a

Chief, Bureau of Naval Weapons
Navy Department
Washington 25, D.C.
1 Attn: RAAV 6

Chief, Bureau of Naval Weapons
Navy Department
Washington 25, D.C.
2 Attn: RREN-3
1 Attn: RAAV-44
1 Attn: ASW Detection & Control Div.
1 Attn: RMWG, Missiles Weapons
Control Div.
1 Attn: DIS-31
1 Attn: RAAV, Avionics Div.

Chief of Naval Operations
Navy Department - Pentagon 40717
Washington 25, D.C.
1 Attn: Op 94F
1 Attn: Op 07T 12

Commanding Officer and Director
U.S. Navy Electronics Lab.
(Library)
San Diego 52, California
1 Attn: Technical Library

U.S. Naval Post Graduate School
Monterey, California
1 Attn: Technical Reports Librarian

Weapons Systems
Test Division, Naval Air Test
Center
Patuxent River, Md.
1 Attn: Library

U.S. Naval Weapons Lab.
Dahlgren, Virginia
1 Attn: Technical Library
1 Attn: G.H. Gleissner,
Computation Div.

U.S. Army R & D Lab.
Ft. Belvoir, Va.
1 Attn: Tech. Documents Center

U.S. Naval Weapons Laboratory
Dahlgren, Virginia
1 Attn: Computation & Analysis
Lab.

U.S. Naval Ordnance Laboratory
Corona, California
1 Attn: Robert Conger, 423
1 Attn: H.H. Wieder 423

Commander
U.S. Naval Air Development Center
Johnsville, Pennsylvania
1 Attn: NAIC Library

U.S. Naval Avionics Facility
Indianapolis 18, Indiana
1 Attn: Station Library

Naval Ordnance Lab.
White Oaks
Silver Spring 19, Md.
1 Attn: Tech. Lib.

Comm. General
U.S. Army Materiel Command
Washington 25, D.C.
1 Attn: AMCRD-DE-E
1 Attn: AMCRD-RS-PE-E

Commanding Officer
U.S. Army Research Office (Durham)
Box CM, Duke Station
Durham, North Carolina
3 Attn: CRD-AAIP

Department of the Army
Office, Chief, Research and Dev't.
Room 3D442, The Pentagon
Washington 25, D.C.
1 Attn: Research Support Division

Commanding General
U.S. Army Electronics Comn.
Attn: ANSEK-AD
1 Ft. Monmouth, New Jersey

Office, Chief of Res. and Dev't.
Dept. of the Army
3045 Columbia Pike
Arlington 4, Va.
1 Attn: L. H. Geiger, Res. Planning
Div.

Office of the Chief of Engineers
Chief, Library Branch
Department of the Army
1 Washington 25, D.C.

Office of the Asst. Sec'y of
Defense (AS)
Pentagon Bldg. Room 3D-984
1 Washington 25, D.C.

Chief of Staff
United States Air Force
Washington 25, D.C.
2 Attn: AFRTT-EE

U.S. Army Signal Liaison Office
ASD
Wright-Patterson AFB, Ohio
1 Attn: ASIDL - 9

Commander
Aeronautical Systems Division
Wright-Patterson AFB, Ohio
1 Attn: ASRMEH, Mr. D.R. Moore
1 Attn: ASRMEH-2
2 Attn: ASRMEH
1 Attn: ASRMEH-2
1 Attn: ASAPT
1 Attn: ASAPR
20 Attn: ASRMEH-2 *
1 Attn: WWSOC-M. Margulis
1 Attn: ASAPRD- (Rand)
1 Attn: ASAPRL- (Library)

Commandant
AF Institute of Technology
Wright-Patterson AFB, Ohio
1 Attn: MCIL-Library

DFEE, Lib. Officer
USAF Academy
1 USAF Academy, Colorado

Executive Director
Air Force Office of Scientific Res.
Washington 25, D.C.
1 Attn: Code SRPP
1 Attn: Code SRYA

Office of Scientific Research
Dept. of the Air Force
Washington 25, D.C.
1 Attn: SRGL

Air Force Special Weapons Center
Kirtland AFB, New Mexico
2 Attn: SWOI

Director
Air University Library
Maxwell AFB, Alabama
1 Attn: CR 4582

AF Missile Test Center
Patrick AFB, Florida
1 Attn: AFMTC Tech. Library MU-135

Commanding General
Rome Air Dev't. Center
Griffiss AFB, Rome, New York
2 Attn: RGRW
1 Attn: RQWID, Maj. B.J. Long
1 Attn: RCLIM, J. Dove

Commanding General
Air Force Cambridge Res. Labs.
Air Res. and Dev't. Command
L.G. Hanscom Field
Bedford, Mass.
1 Attn: CRTOT-2, Electronics
1 Attn: Electronic Res. Lab. (CRR)
1 Attn: Chief, CRRB
1 Attn: Dr. R.H. Zochlirt
Computer and Mathematical
Sciences Lab.

Headquarters, AFSC
Attn: SCTAE
Andrews AFB,
1 Washington 25, D.C.

Assistant Sec'y of Defense (Research
And Development)
Dept. of Defense
Washington 25, D.C.
1 Attn: Technical Library

Office of Director of Defense
Research and Engineering
Dept. of Defense
1 Washington 25, D.C.

National Aeronautics and Space Admn.
Goddard Space Flight Center
Greenbelt, Md.

1 Attn: Chief, Data Systems Div.

Nat'l. Aeronautics & Space Admn.
George C. Marshall Space Flight
Center
Huntsville, Alabama
1 Attn: M-G & C-R

Federal Aviation Agency
Bureau of Res. and Dev't.
Washington 25, D.C.
1 Attn: RD-1065L, Mr. Harry Hayman

Assistant Sec'y of Defense for
Res. and Engineering
Information Office, Library Br.
Pentagon Bldg.
2 Washington 25, D.C.

Department of Defense
Defense Communications Agency
Washington 25, D.C.
1 Attn: 121A, Tech. Lib.

Institute for Defense Analyses
1666 Connecticut
Washington 9, D.C.
1 Attn: W.E. Bradley

David Taylor Model Basin
Washington 7, D.C.
1 Attn: Technical Library, Code 142

U.S. Coast Guard
1300 E. Street, N.W.
Washington 25, D.C.
1 Attn: EEE

Advisory Group on Electron Devices
346 Broadway, 8th Floor East
New York 13, N.Y.
2 Attn: Harry Sullivan

Commander
Armed Services Tech. Info. Agency
Arlington Hall Station
Arlington 12, Va.
10 Attn: TIPCA

Census Bureau
Washington 25, D.C.
1 Attn: Office of Asst. Director
for Statistical Services
J.L. McPherson

Program Director
Engineering Section
National Science Foundation
1 Washington 25, D.C.

Commanding Officer
Diamond Ordnance Fuse Labs.
Washington 25, D.C.
2 Attn: ORDPL 970, Dr. R.T. Young
1 Attn: Library
1 Attn: ORDPL-450-638, Mr. R.H. Comyn

National Bureau of Standards
Washington 25, D.C.
1 Attn: R.D. Elbourn
1 Attn: Mr. S.N. Alexander
1 Attn: Librarian

U.S. Dept. of Commerce
National Bureau of Standards
Boulder Laboratories
Central Radio Propagation Lab.
1 Boulder, Colorado

U.S. Dept. of Commerce
Nat'l. Bureau of Standards
Boulder Laboratories
Boulder, Colorado
1 Attn: Miss J. Lincoln, Chief,
Radio Warning Services Sec.

Director
National Security Agency
1 Ft. George G. Meade, Md.
1 Attn: R31
1 Attn: R42
1 Attn: Howard Campaigne
1 Attn: C3/TOL, Rm. 2C007, Tech. Doc.

Chief, U.S. Army Security Agency
Arlington Hall Station
2 Arlington 12, Va.

Central Intelligence Agency
2430 E St., N.W.
Washington, D.C.
1 Attn: Mr. A. Boral

UNIVERSITIES

University of Arizona
Elec. Engr. Dept.
Tucson 25, Arizona
1 Attn: Robert L. Walker
1 Attn: Dr. Douglas J. Hamilton

Jet Propulsion Laboratory
California Inst. of Technology
4800 Oak Grove St.
Pasadena 3, California
1 Attn: Library

University of California
Electrical Engineering Dept.
Berkeley 4, California
1 Attn: Prof. R.M. Saunders, Chm.

University of California
Radiation Laboratory
Information Div., Bldg. 30, Rm. 101
Berkeley, California
1 Attn: Dr. R.K. Wakerling

University of California
Lawrence Radiation Laboratory
P.O. Box 808
Livermore, California
1 Attn: Tech. Info. Div.

University of California at
Los Angeles
Los Angeles 24, California
1 Attn: Dept. of Engineering
Prof. Gerald Estrin
1 Attn: Electromagnetics Div,
R.S. Elliott

The University of Chicago
Institute for Computer Research
Chicago 37, Illinois
1 Attn: Nicholas C. Metropolis, Dir.

Columbia University
New York 27, N.Y.
1 Attn: Dept. of Physics
Prof. L. Brillouin

*AF26 Reports only

SS Distr. List 4-63

Cornell University
Cognitive Systems Res. Program
Mollister Hall
Ithaca, N.Y.
1 Attn: F. Rosenblatt

University of Florida
Department of Electrical Engr.
Rm. 136, Engineering Bldg.
Gainesville, Florida
1 Attn: M.J. Wiggins

George Washington University
Washington, D.C.
1 Attn: Prof. N. Grisamore

Drexel Inst. of Tech.
Dept. of E.E.
Philadelphia, Pa.
1 Attn: F.B. Haynes

Georgia Institute of Technology
Atlanta, Georgia
1 Attn: Mrs. J.H. Croeland,
Librarian

Harvard University
Technical Reports Collection
Room 303A, Pierce Hall
Cambridge 38, Massachusetts
2 Attn: Mrs. Elizabeth Parkes
Librarian

Harvard University
Pierce Hall 217
Cambridge 38, Massachusetts
1 Attn: Div. of Engineering and
Applied Physics
Dean Harvey Brooks

Illinois Institute of Technology
Technology Center
Chicago 16, Illinois
1 Attn: Dr. Paul C. Yuen

University of Illinois
Electrical Engineering Res. Lab.
Urbana, Illinois
1 Paul D. Coleman, Rm. 218
1 Attn: William Parkins

University of Illinois
Digital Computer Laboratory
Urbana, Illinois
1 Attn: Dr. J.E. Robertson

University of Illinois
Coordinated Science Laboratory
Urbana, Illinois
1 Attn: Prof. Daniel Alpert

University of Illinois
Library Serials Dept.
1 Urbana, Illinois

University of Illinois
Department of Physics
Urbana, Illinois
1 Attn: Dr. John Bardeen

Johns Hopkins University
Applied Physics Laboratory
8621 Georgia Avenue
Silver Spring, Maryland
1 Attn: A.W. Nagy
1 Attn: N.H. Chokay
1 Attn: Document Library
1 Attn: Supervisor of Tech. Reports

Carlyle Barton Labs.
Johns Hopkins University
Charles & 34th St.
Baltimore 18, Maryland
1 Attn: Librarian

Linfield Research Institute
McMinnville, Oregon
1 Attn: Gay N. Hickok, Director

Marquette University
Dept. of Electrical Engineering
1515 W. Wisconsin Ave.
Milwaukee 3, Wisconsin
1 Attn: Arthur C. Moeller

Massachusetts Inst. of Technology
Cambridge 39, Massachusetts
1 Research Laboratory of Electronics
(Document Rm. 26-387)
1 Laboratory for Insulation Research
Miss Sills, Librarian, Rm. 4-244

Lincoln Laboratory
Massachusetts Institute of Tech.
P.O. Box 73
Lexington 73, Massachusetts
1 Attn: Dr. Walter I. Wells
1 Attn: Library
1 Attn: Navy Representative

Dynamic Analysis and Control Lab.
Massachusetts Inst. of Technology
Room 3-457
Cambridge, Massachusetts
1 Attn: D.M. Baumann

Director
Cooley Electronics Laboratory,
N. Campus
University of Michigan
1 Ann Arbor, Michigan

The University of Michigan
Dept. of Electrical Engineering
3503 East Engineering Building
Ann Arbor, Michigan
1 Attn: Prof. Joseph E. Rowe

University of Michigan
180 Friese Bldg.
Ann Arbor, Michigan
1 Attn: Dr. Gordon K. Peterson, Dir.
of Communication Science Lab.

University of Michigan
Institute of Science and Tech.
Ann Arbor, Michigan
1 Attn: Tech. Documents Service

University of Minnesota
Dept. of Electrical Engineering
Institute of Technology
Minneapolis 14, Minnesota
1 Attn: Prof. A. Van der Ziel

University of Nevada
College of Engineering
Reno, Nevada
1 Attn: Dr. Robert A. Mashart, Chm.
Elec. Engr. Dept.

New York University
University Heights
New York 53, New York
1 Attn: Dr. J.H. Mulligan, Jr.
Chm. of EE Dept.

New York University
Solid State Laboratory
4 Washington Place
New York 3, New York
1 Attn: Dr. H. Kallmann

Northwestern University
Evanston, Illinois
1 Attn: Prof. Donald S. Gage
The Technological Institute

Northwestern University
Aerial Measurements Laboratory
2422 Oakton Street
Evanston, Illinois
1 Attn: Walter S. Toth

University of Notre Dame
Elec. Engr. Dept.
South Bend, Indiana
1 Attn: Eugene Henry

Ohio State University
Department of Elec. Engineering.
Columbus 10, Ohio
1 Attn: Prof. E.M. Boone

Oregon State University
Department of Electrical Engr.
Corvallis, Oregon
1 Attn: H.J. Oerthaus

University of Pennsylvania
Moore School of E.E.
200 S. 34th St.
Philadelphia 4, Pennsylvania
1 Attn: Miss A.L. Campion

Polytechnic Institute
Electrical Engr. Dept.
333 Jay Street
Brooklyn, New York
1 Attn: Leonard Shaw

Polytechnic Institute of Brooklyn
Grad. Center
Rt. 110
Farmingdale, New York
1 Attn: Librarian

Princeton University
Electrical Engineering Dept.
Princeton, New Jersey
1 Attn: Prof. F.S. Acton

Research Institute of Advanced
Studies
7212 Belton Avenue
Baltimore, Maryland
1 Attn: Dr. R. E. Kalman

Purdue University
Electrical Engineering Dept.
Lafayette, Indiana
1 Attn: Library

Rensselaer Polytechnic Institute
Library--Serials Dept.
1 Troy, New York

University of Rochester
Garrett Hall
River Campus Station
Rochester 20, New York
1 Attn: Dr. Gerald H. Cohen

Stanford Research Institute
Menlo Park, California
1 Attn: External Reports G-037

Stanford Research Institute
Computer Laboratory
Menlo Park, California
1 Attn: H.D. Crane

Syracuse University
Dept. of Elec. Engr.
Syracuse 10, New York
1 Attn: Dr. Stanford Goldman

University of Tennessee
Dept. of E.E.
Farris Hall
1 Knoxville, Tennessee

Texas Technological College
Lubbock, Texas
1 Attn: Director, Institute of
Science Engineering
Office of Dean of Engr.

University of Utah
Electrical Engineering Dept.
Salt Lake City, Utah
1 Attn: Richard W. Grew

Villanova University
Dept. of Elec. Engr.
Villanova, Pennsylvania
1 Attn: Thomas C. Gabriele
Assistant Professor

University of Virginia
Charlottesville, Virginia
1 Attn: J.C. Wylie, Assistant Librarian

Wayne State University
Detroit, Michigan
1 Attn: Prof. Harry H. Josselson
Dept. of Slavic Languages

Engineering Library
Yale University
New Haven, Connecticut
1 Sloane Physics Lab.
1 Dept. of Electrical Engineering
1 Dunham Lab.

INDUSTRY

Admiral Corporation
3800 Cortland Street
Chicago 47, Illinois
1 Attn: E.N. Roberson, Librarian

Airborne Instruments Lab.
Comm. Road
Deer Park, L.I., New York
1 Attn: John Dyer, Vice President
and Tech. Director

Amperex Corporation
230 Duffy Ave.
Hicksville, L.I., New York
1 Attn: S. Barbasso, Proj. Eng.

Auerbach Corp.
1634 Arch St.
1 Philadelphia 3, Pa.

Autonetics
Div. of No. American Aviation
9150 E. Imperial Highway
Downey, Calif.
1 Attn: Tech. Library 3040-3

Bell Telephone Laboratories
Murray Hill Labs.
Murray Hill, N.J.
1 Attn: Dr. J.K. Galt
1 Attn: Dr. J.R. Pierce
1 Attn: Dr. S. Darlington
1 Attn: A.J. Grossmann
1 Attn: J.A. Hornbeck, Dir.
Electron Tube and Transistor
Development
1 Attn: Dr. M. Sparks
1 Attn: A.J. Morton
1 Attn: Dr. R.M. Ryder

Bendix Corporation
Research Labs. Division
Southfield (Detroit), Mich.
1 Attn: A.G. Peifer

Benson-Lehner Corp.
14761 California St.
Van Nuys, Calif.
1 Attn: George Ryan

Bosac Laboratories, Inc.
Beverly, Mass.
1 Attn: Research Library

Columbia Radiation Lab.
538 W. 120th St.
1 New York, N.Y.

Convair-San Diego
A Div. of Gen. Dynamics Corp.
San Diego 12, Calif.
1 Attn: Engr. Library
Mail Zone 6-157

Cook Research Labs
6401 W. Oakton St.
1 Morton Grove, Illinois

Cornell Aeronautical Lab.
4455 Genesee St.
Buffalo 21, New York
1 Attn: D.K. Plummer
2 Attn: Library

Eitel-McCullough, Inc.
301 Industrial Way
San Carlos, California
1 Attn: Research Librarian
1 Attn: W.R. Luebke

Electro-Optical Instruments, Inc.
125 N. Vinado
Pasadena, Calif.
1 Attn: I. Weiman

Fairchild Semiconductor Corp.
1001 Junipero Serra Blvd.
Palo Alto, Calif.
1 Attn: Dr. V.H. Grindich

General Electric Company
Defense Electronics Div., - LMED
Cornell University
Ithaca, New York
1 Attn: Library
VIA: Commander
Aeronautical Systems Div.
Wright-Patterson AFB, Ohio
Attn: WCLGL-4
Donald E. Lewis

General Electric TWT Product Sec.
601 Calif. Ave.
Palo Alto, Calif.
1 Attn: C.G. Lob
1 Attn: Tech. Library

General Electric Co.
Research Lab.
P.O. Box 1088
Schenectady, N.Y.
1 Attn: Dr. Philip M. Lewis
1 Attn: V.L. Newhouse
Applied Phys.

General Electric Co.
Electronics Park - Bldg. 3, Rm. 143-1
Syracuse, N.Y.
1 Attn: Documents Librarian
(Yolanda Burke)

General Electric Co.
Schenectady 5, N.Y.
1 Attn: Library, L.M.E. Dept.
Bldg. 28-501

General Telephone and Electronics
Labs., Inc.
Bayside 60, N.Y.
1 Attn: Louis R. Bloom

Gillfillan Brothers
1815 Venice Blvd.
Los Angeles, Calif.
1 Attn: Engineering Library

Goddard Space Flight Center
Code 611
1 Greenbelt, Md.

The Hallcrafters Co.
5th and Koshner Ave.
1 Chicago 24, Illinois

Harshaw Chemical Co.
1945 E. 97th St.
Cleveland 6, Ohio
1 Attn: Mr. F.A. Shirland

Hewlett-Packard Co.
1501 Page Mill Rd.
1 Palo Alto, Calif.

Hoffman Electronics Corp.
Semiconductor Div.
1001 Arden Dr.
El Monte, Calif.
1 Attn: F.M. Russel, Tech. Dir.

Hughes Aircraft Co.
Florence at Teale St.
Culver City, Calif.
1 Attn: Tech. Library
Bldg. 6, Rm. C2048
1 Attn: Solid-State Group - M 107
1 Attn: Tech. Doc. Ctr., Bldg. 6,
Mail Station E-110
1 Attn: F.J. Goebels, Jr.
Antenna Dept., Res. and
Dev. Labs.

Hughes Aircraft Co.
Bldg. 6, Mail Station E-150
Culver City, Calif.
1 Attn: Mr. A.S. Jerrens,
Aerospace Group

Hughes Aircraft Co.
Semiconductor Division
P.O. Box 278
Newport Beach, Calif.
1 Attn: Library
1 Attn: Dr. E.L. Steele

Hughes Aircraft Co.
Bldg. 604, Mail Station C-213
Fullerton, Calif.
1 Attn: Mr. A. Eschner, Jr.
Ground Systems Group

Hughes Aircraft Co.
3011 Malibu Canyon Rd.
Malibu, Calif.
1 Attn: Mr. H.A. Iams, Res. Lab.

International Business Machines
Product Development Lab.
Poughkeepsie, N.Y.
1 Attn: E.M. Davis - (Dept. 362)

International Business Machines
Data Systems Division
Box 390, Boardman Road
Poughkeepsie, New York
1 Attn: J.C. Logue

IBM Research Library
Box 218
1 Yorktown Heights, New York

International Business Machines
San Jose, California
1 Attn: Majorie Griffin

ITT Federal Laboratories
500 Washington Avenue
Nutley, New Jersey
1 Attn: Librarian, Mr. Ellis Mount

Laboratory for Electronics, Inc.
1079 Commonwealth Avenue
Boston 15, Massachusetts
1 Attn: Dr. R. Fuller

Laboratory for Electronics, Inc.
1075 Commonwealth Ave.
Boston 15, Massachusetts
1 Attn: Library

IKL, Inc.
75 Akron Street
Copiague, Long Island, New York
1 Attn: Robert S. Mautner

Leinkurt Electric Company
San Carlos, California
1 Attn: M.L. Waller, Librarian

Librascope, Division of
General Precision, Inc.
808 Western Avenue
Glendale, 1, California
1 Attn: Engineering Library

Lockheed Missile and Space Co.
Dept. 67-33, Bldg. 324
P.O. Box 504
Sunnyvale, California
1 Attn: G.W. Price

Lockheed Missile and Space Co.
Dept. 67-34, Bldg. 520
P.O. Box 504
Sunnyvale, California
1 Attn: Dr. W.M. Harris, Dev't.
Planning Staff

Lockheed Missile Systems Co.
Sunnyvale, California
1 Attn: Technical Information Ctr.
50-14

Lockheed Missile and Space Co.
Palo Alto, California
1 Attn: M.E. Browne - Dept. 52-40
Bldg. 202

Marquardt Aircraft Corporation
16555 Satcoy St.
P.O. Box 2013, - South Annex
Van Nuys, California
1 Attn: Dr. Basun Chenge
Research Scientist

Mauchley Associates
50 E. Butler
1 Amstar, Pennsylvania

Melpar, Incorporated
Applied Science Division
3000 Arlington Blvd.
Falls Church, Va.
1 Attn: Librarian

Micro State Electronics Corp.
1 Attn: A.L. Kestenbaum
152 Floral Ave.
Murray Hill, New Jersey

Microwave Assoc., Inc.
North West Industrial Park
Burlington, Mass.
1 Attn: Dr. Kenneth Mortenson

Microwave Electronics Corporation
4061 Transport St.
Palo Alto, California
1 Attn: Stanley F. Kaisel
1 Attn: M.C. Long

Minneapolis-Honeywell Regulator Co.
Semiconductor Library
1177 Blue Heron Blvd.
1 Riviera Beach, Fla.

Monsanto Chemical Co.
800 N. Lindbergh Blvd.
St. Louis 66, Mo.
1 Attn: Mr. Edward Urban Mgr.
Inorganic Development

Motorola, Semiconductor Prod. Div.
5005 E. McDowell Rd.
Phoenix, Arizona
1 Attn: Dr. A. Leak
1 Attn: Peter B. Myers

Motorola, Inc.
8330 Indiana Ave.
Riverside, Calif.
1 Attn: R.E. Freese
Tech. Info. Analyst

National Biomedical Inst.
8600 16th St.
Silver Spring, Md.
1 Attn: Dr. R.S. Ledley

Nortronics
Palos Verdes Research Park
6101 Great Road
Palos Verdes Estates, Calif.
1 Attn: Technical Information
Agency

Pacific Semiconductors, Inc.
14520 So. Aviation Blvd.
Lawndale, California
1 Attn: H.Q. North

Philco Corp.
Tech. Rep. Div.
P.O. Box 4730
Philadelphia 34, Pennsylvania
1 Attn: F.K. Sherman, Mgr. Editor
Philco Tech. Rep. Div.
BULLETIN

Philco Corp.
Lansdale Division
Church Road
Lansdale, Pa.
1 Attn: John R. Gordon

Philco Scientific Lab.
Blue Bell, Pennsylvania
1 Attn: Dr. J.R. Feldmeier, Assoc.
Dir. of Research
1 Attn: C.V. Bonciarelli
1 Attn: C.T. McCoy, Res. Advisor

Polarad Electronics Corp.
43-20 Thirty-Fourth St.
Long Island City 1, New York
1 Attn: A.H. Sonnenschein
Ass't. to the President

RCA Laboratories
Princeton, New Jersey
1 Attn: Harwick Johnson
1 Attn: Dr. W.M. Webster

RCA
Bldg., 108-134
Moorestown, New Jersey
1 Attn: H.J. Schrader

The Rand Corp.
1700 Main St.
Santa Monica, Calif.
1 Attn: Lib., Helen J. Weldron

The Rand Corp.
1700 Main St.
Santa Monica, Calif.
1 Attn: Computer Sciences Dept.
Willis H. Ware

Raymond Atchley Div.
American Brake Shoe Co.
2231 South Barrington
Los Angeles 64, Calif.
1 Attn: Hideo Mori

Raytheon Company
Microwave and Power Tube Div.
Spencer Laboratory
Burlington, Mass.
1 Attn: Librarian

Raytheon Manufacturing Co.
28 Seyon St.
Research Div.
Waltham, Mass.
1 Attn: Dr. Herman Stats
1 Attn: Librarian

Raytheon Corp.
Waltham, Mass.
1 Attn: Dr. H. Scharfman

Roger White Electron Devices, Inc.
Tall Oaks Road
Laurel Ledges
1 Stamford, Conn.

Space Technology Laboratories, Inc.
One Space Park
Redondo Beach, Calif.
2 Attn: Tech. Lib.
Document Acquisitions.

Space Technology Labs., Inc.
Physical Research Division
R-1, Rm. 1086, One Space Park
Redondo Beach, Calif.
1 Attn: Ray F. Kingsley

Space Technology Labs., Inc.
Physical Research Lab.
P.O. Box 95002
Los Angeles 45, California
1 Attn: D. Fladlein

Sperry Gyroscope Company
Div. of Sperry Rand Corp.
Great Neck, New York
1 Attn: Leonard Swern (M.S. 3T1)

Sperry Microwave Electronics Co.
Clearwater, Florida
1 Attn: John E. Pippin,
Res. Section Head.

Sperry Electron Tube Div.
Sperry Rand Corp.
1 Gainesville, Florida

Commanding Officer
U.S. Army Electronics Res. Unit
P.O. Box 205
1 Mountain View, Calif.

Sylvania Electronics System
Waltham Laboratories
100 First Ave.
Waltham 54, Mass.
1 Attn: Librarian
1 Attn: Mr. Ernest E. Hollis

Technical Research Group
1 Syosset, Long Island, New York

Texas Instruments Incorporated
Apparatus Div.
P.O. Box 6015
Dallas 22, Texas
1 Attn: M.E. Chan

Texas Instruments, Inc.
Semiconductor-Components Div.
P.O. Box 5012
Dallas 22, Texas
1 Attn: Semiconductor Components
Lib.
1 Attn: Dr. R.L. Pritchard
1 Attn: Dr. Willis A. Adcock, Mgr.
Integrated Circuits
Components Div.

Texas Instruments Incorporated
Corporate Research and Engineering
Technical Reports Service
P.O. Box 5474
1 Dallas 22, Texas

Tektronix, Inc.
P.O. Box 500
Beaverton, Oregon
1 Attn: Dr. Jean F. Dalord
Dir. of Research

Transitron Electronic Corp.
144 Addison St.
East Boston, Mass.
1 Attn: Dr. H.O. Rudenberg
Director, R and D

Varian Associates
611 Hansen Way
Palo Alto, Calif.
1 Attn: Tech. Library

Westinghouse Electric Corp.
Friendship International Airport
Box 746, Baltimore 3, Md.
1 Attn: G. Ross Kilgore, Mgr.
Applied Research Dept.
Baltimore Laboratory

Westinghouse Electric Corp.
Deulah Road
Pittsburgh 35, Pennsylvania
1 Attn: Dr. G.C. Saklai

Westinghouse Electric Corp.
Research Laboratories
Deulah Road, Churchill Boro
Pittsburgh 35, Pennsylvania
1 Attn: J.G. Castle, Jr. - HQI-1B5
1 Attn: Solid State Dept.
1 Attn: R.E. Davis

Westinghouse Electric Corp.
Metuchen, New Jersey
1 Attn: M.J. Hellstrom, Supervisor
Advanced Development Lab.

Zenith Radio Corporation
6001 Dickens Ave.
Chicago 39, Illinois
1 Attn: Joseph Martin

AFSC Liaison Office
Los Angeles Area
1 Attn: L/Col. A.A. Konkel
6331 Hollywood Blvd.
Hollywood 28, Calif.

Hq. USAF (AFPRD-MO-3)
The Pentagon
1 Attn: Mr. Harry Milkey
Room 4D 335
Wash. 25, D.C.

Air Force Systems Command
Scientific & Tech. Liaison Office
111 E. 16th St.
1 New York 23, New York

School of Aerospace Medicine
USAF Aerospace Medical Div. (AFSC)
1 Attn: SMAP
Brooks AFB, Texas

Commanding General
USARLMOL
1 Attn: Technical Documents Center
Evans Signal Lab Area,
Bldg. 27
Ft. Monmouth, New Jersey

Commander
Army Ballistic Missile Agency
1 Attn: ORDAB-DOC
Redstone Arsenal, Alabama

Advisory Group on Reliability of
Electronic Equipment
Office, Asst. Secretary of Defense
The Pentagon
1 Wash. 25, D.C.

The Martin Company
P.O. Box 5837
Orlando, Florida
1 Attn: Engineering Library
M.P. 30

FOREIGN RECIPIENTS

1 Northern Electric Co., Ltd.
Res. and Dev't Labs
P.O. Box 3511, Station "C"
**Ottawa, CANADA

BCA, Surf. Comm. Div.
Front and Market Sts., Bldg. 17-C-6
Camden, N.J.
1 Attn: K. K. Miller, Mgr.
Minuteman Proj.

Central Electronics Engineering
Research Institute
* Pilani, Rajasthan, India
1 Attn: Om P. Gandhi

University of Ottawa
Dept. of Electrical Engineering
** Ottawa 2, CANADA
1 Attn: G.S. Glinzky

1 Dr. Sidney V. Scanes
Research Dept.
Ferranti-Packard Electric, Ltd.
Industry St.
**Toronto 15, CANADA Ontario

1 Mr. Heikki Ihantola
Fiskars Electronics Laboratory
**Klimasankatu 17, Helsinki, Finland

1 Prof. Jose M. Borrego
Centro de Investigacion Y de Estudios
Avanzados Del Instituto Politecnico
National
Apartado Postal
**Mexico 14, D.F.

* ONR 14 Reports ONLY
**If on AF 26 Reports, must be sent
VIA: ASD, Foreign Release Office
(ASTP)
Wright-Patterson AFB, Ohio
Attn: Mr. J. Trojan